Home
last modified time | relevance | path

Searched refs:RTC_CTL_BIT_RS1 (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/rtc/
A Dds1337.c54 #define RTC_CTL_BIT_RS1 0x8 /* Rate select 1 */ macro
160 (RTC_CTL_BIT_INTCN | RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
162 #define RTC_DS1337_RESET_VAL (RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
280 (RTC_CTL_BIT_INTCN | RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
282 #define RTC_DS1337_RESET_VAL (RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
A Dds1374.c57 #define RTC_CTL_BIT_RS1 (1<<1) /* Bit 1/2 - Rate Select square wave output */ macro
182 |RTC_CTL_BIT_RS1 in rtc_reset()
A Dds3231.c44 #define RTC_CTL_BIT_RS1 0x8 /* Rate select 1 */ macro
146 rtc_write (RTC_CTL_REG_ADDR, RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2); in rtc_reset()
242 RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2); in ds3231_rtc_reset()
A Dds1307.c47 #define RTC_CTL_BIT_RS1 0x02 /* Rate select 1 */ macro
188 rtc_write (RTC_CTL_REG_ADDR, RTC_CTL_BIT_SQWE | RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS0); in rtc_reset()
323 RTC_CTL_BIT_SQWE | RTC_CTL_BIT_RS1 | in ds1307_rtc_reset()

Completed in 6 milliseconds