Home
last modified time | relevance | path

Searched refs:SCLK_SPI0 (Results 1 – 21 of 21) sorted by relevance

/u-boot/drivers/clk/rockchip/
A Dclk_rk3368.c389 case SCLK_SPI0 ... SCLK_SPI2: in rk3368_spi_get_clk()
390 spiclk = &spi_clkregs[clk_id - SCLK_SPI0]; in rk3368_spi_get_clk()
414 case SCLK_SPI0 ... SCLK_SPI2: in rk3368_spi_set_clk()
415 spiclk = &spi_clkregs[clk_id - SCLK_SPI0]; in rk3368_spi_set_clk()
470 case SCLK_SPI0 ... SCLK_SPI2: in rk3368_clk_get_rate()
496 case SCLK_SPI0 ... SCLK_SPI2: in rk3368_clk_set_rate()
A Dclk_rk3188.c335 case SCLK_SPI0: in rockchip_spi_get_clk()
357 case SCLK_SPI0: in rockchip_spi_set_clk()
482 case SCLK_SPI0: in rk3188_clk_get_rate()
524 case SCLK_SPI0: in rk3188_clk_set_rate()
A Dclk_rk3288.c668 case SCLK_SPI0: in rockchip_spi_get_clk()
700 case SCLK_SPI0: in rockchip_spi_set_clk()
768 case SCLK_SPI0: in rk3288_clk_get_rate()
818 case SCLK_SPI0: in rk3288_clk_set_rate()
A Dclk_rk3308.c373 case SCLK_SPI0: in rk3308_spi_get_clk()
403 case SCLK_SPI0: in rk3308_spi_set_clk()
828 case SCLK_SPI0: in rk3308_clk_get_rate()
907 case SCLK_SPI0: in rk3308_clk_set_rate()
A Dclk_rk3399.c639 case SCLK_SPI0 ... SCLK_SPI5: in rk3399_spi_get_clk()
640 spiclk = &spi_clkregs[clk_id - SCLK_SPI0]; in rk3399_spi_get_clk()
665 spiclk = &spi_clkregs[clk_id - SCLK_SPI0]; in rk3399_spi_set_clk()
934 case SCLK_SPI0...SCLK_SPI5: in rk3399_clk_get_rate()
1011 case SCLK_SPI0...SCLK_SPI5: in rk3399_clk_set_rate()
A Dclk_px30.c695 case SCLK_SPI0: in px30_spi_get_clk()
720 case SCLK_SPI0: in px30_spi_set_clk()
1217 case SCLK_SPI0: in px30_clk_get_rate()
1296 case SCLK_SPI0: in px30_clk_set_rate()
/u-boot/include/dt-bindings/clock/
A Dexynos7420-clk.h112 #define SCLK_SPI0 17 macro
A Drk3228-cru.h17 #define SCLK_SPI0 65 macro
A Drk3188-cru-common.h25 #define SCLK_SPI0 69 macro
A Drk3288-cru.h17 #define SCLK_SPI0 65 macro
A Drk3368-cru.h30 #define SCLK_SPI0 65 macro
A Drv1108-cru.h17 #define SCLK_SPI0 65 macro
A Dpx30-cru.h42 #define SCLK_SPI0 36 macro
A Drk3308-cru.h31 #define SCLK_SPI0 27 macro
A Drk3399-cru.h27 #define SCLK_SPI0 71 macro
/u-boot/arch/arm/dts/
A Drk3xxx.dtsi393 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
A Drk3368.dtsi295 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
A Drk3288.dtsi226 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
A Drk3308.dtsi320 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
A Dpx30.dtsi581 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
A Drk3399.dtsi688 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;

Completed in 47 milliseconds