Home
last modified time | relevance | path

Searched refs:SCLK_UART1 (Results 1 – 25 of 25) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Drk3036-cru.h24 #define SCLK_UART1 78 macro
A Drk3128-cru.h23 #define SCLK_UART1 78 macro
A Dexynos7420-clk.h99 #define SCLK_UART1 4 macro
A Drk3228-cru.h24 #define SCLK_UART1 78 macro
A Drk3188-cru-common.h21 #define SCLK_UART1 65 macro
A Drk3288-cru.h30 #define SCLK_UART1 78 macro
A Drk3368-cru.h40 #define SCLK_UART1 78 macro
A Drv1108-cru.h23 #define SCLK_UART1 73 macro
A Dpx30-cru.h30 #define SCLK_UART1 24 macro
A Drk3308-cru.h22 #define SCLK_UART1 18 macro
A Drk3328-cru.h28 #define SCLK_UART1 39 macro
A Drk3399-cru.h38 #define SCLK_UART1 82 macro
/u-boot/drivers/clk/rockchip/
A Dclk_rk3328.c656 case SCLK_UART1: in rk3328_clk_set_rate()
777 case SCLK_UART1: in rk3328_clk_set_parent()
A Dclk_rk3399.c938 case SCLK_UART1: in rk3399_clk_get_rate()
/u-boot/arch/arm/dts/
A Drk3036.dtsi130 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3xxx.dtsi132 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drv1108.dtsi102 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3128.dtsi279 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk322x.dtsi192 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3328.dtsi361 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
781 <&cru SCLK_UART1>, <&cru SCLK_UART2>,
A Drk3368.dtsi401 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3288.dtsi341 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3308.dtsi266 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Dpx30.dtsi454 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
A Drk3399.dtsi649 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;

Completed in 44 milliseconds