Home
last modified time | relevance | path

Searched refs:SC_RSTCTRL (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-uniphier/clk/
A Dclk-dram-ld4.c18 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_ld4_dram_clk_init()
20 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_ld4_dram_clk_init()
21 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_ld4_dram_clk_init()
A Dclk-pro5.c17 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pro5_clk_init()
19 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pro5_clk_init()
20 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pro5_clk_init()
A Dclk-pro4.c19 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pro4_clk_init()
22 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pro4_clk_init()
23 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pro4_clk_init()
A Dclk-pxs2.c18 tmp = readl(sc_base + SC_RSTCTRL); in uniphier_pxs2_clk_init()
20 writel(tmp, sc_base + SC_RSTCTRL); in uniphier_pxs2_clk_init()
21 readl(sc_base + SC_RSTCTRL); /* dummy read */ in uniphier_pxs2_clk_init()
/u-boot/arch/arm/mach-uniphier/
A Dsc64-regs.h19 #define SC_RSTCTRL 0x2000 macro
A Dsc-regs.h42 #define SC_RSTCTRL 0x2000 macro

Completed in 4 milliseconds