Home
last modified time | relevance | path

Searched refs:SDRAM_CFG2_D_INIT (Results 1 – 9 of 9) sorted by relevance

/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen3.c164 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
418 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
486 while ((in_be32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
557 regs->ddr_sdram_cfg_2 & SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
563 while ((in_be32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c132 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
233 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c230 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
294 regs->ddr_sdram_cfg_2 & ~SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
521 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
/u-boot/include/configs/
A Dls1021atsn.h49 #define SDRAM_CFG2_D_INIT 0x00000010 macro
A Dls1021aiot.h51 #define SDRAM_CFG2_D_INIT 0x00000010 macro
A Dls1021atwr.h50 #define SDRAM_CFG2_D_INIT 0x00000010 macro
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c49 DDR_SDRAM_CFG_2 & ~SDRAM_CFG2_D_INIT); in ddrmc_init()
/u-boot/include/
A Dfsl_ddr_sdram.h125 #define SDRAM_CFG2_D_INIT 0x00000010 macro
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c165 DDR_SDRAM_CFG_2 & ~SDRAM_CFG2_D_INIT); in ddrmc_init()

Completed in 16 milliseconds