Home
last modified time | relevance | path

Searched refs:SDRAM_CFG_BI (Results 1 – 13 of 13) sorted by relevance

/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c93 temp_sdram_cfg = (DDR_SDRAM_CFG_MEM_EN | SDRAM_CFG_BI); in ddrmc_init()
96 temp_sdram_cfg = (DDR_SDRAM_CFG_MEM_EN & ~SDRAM_CFG_BI); in ddrmc_init()
/u-boot/include/configs/
A Dls1021atsn.h52 #define SDRAM_CFG_BI 0x00000001 macro
A Dls1021aiot.h54 #define SDRAM_CFG_BI 0x00000001 macro
A Dls1021atwr.h53 #define SDRAM_CFG_BI 0x00000001 macro
/u-boot/board/freescale/mpc8315erdb/
A Dsdram.c73 im->ddr.sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG | SDRAM_CFG_BI; in fixed_sdram()
/u-boot/board/freescale/mpc8313erdb/
A Dsdram.c83 im->ddr.sdram_cfg = CONFIG_SYS_SDRAM_CFG | SDRAM_CFG_BI; in fixed_sdram()
/u-boot/drivers/ddr/fsl/
A Darm_ddr_gen3.c194 temp_sdram_cfg = (ddr_in32(&ddr->sdram_cfg) | SDRAM_CFG_BI); in fsl_ddr_set_memctl_regs()
197 temp_sdram_cfg = ddr_in32(&ddr->sdram_cfg) & ~SDRAM_CFG_BI; in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c225 out_be32(&ddr->sdram_cfg, temp_sdram_cfg | SDRAM_CFG_BI | SDRAM_CFG_MEM_EN); in fsl_ddr_set_memctl_regs()
443 temp_sdram_cfg = (in_be32(&ddr->sdram_cfg) | SDRAM_CFG_BI); in fsl_ddr_set_memctl_regs()
446 temp_sdram_cfg = (in_be32(&ddr->sdram_cfg) & ~SDRAM_CFG_BI); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c349 temp32 = (ddr_in32(&ddr->sdram_cfg) | SDRAM_CFG_BI); in fsl_ddr_set_memctl_regs()
352 temp32 = ddr_in32(&ddr->sdram_cfg) & ~SDRAM_CFG_BI; in fsl_ddr_set_memctl_regs()
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c94 temp_sdram_cfg = (DDR_SDRAM_CFG_MEM_EN & ~SDRAM_CFG_BI); in ddrmc_init()
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c209 temp_sdram_cfg = (DDR_SDRAM_CFG_MEM_EN | SDRAM_CFG_BI); in ddrmc_init()
212 temp_sdram_cfg = (DDR_SDRAM_CFG_MEM_EN & ~SDRAM_CFG_BI); in ddrmc_init()
/u-boot/include/
A Dfsl_ddr_sdram.h122 #define SDRAM_CFG_BI 0x00000001 macro
A Dmpc83xx.h1250 #define SDRAM_CFG_BI 0x00000001 macro

Completed in 22 milliseconds