Home
last modified time | relevance | path

Searched refs:SDRAM_INTERVAL_REFINT_SHIFT (Results 1 – 20 of 20) sorted by relevance

/u-boot/include/configs/km/
A Dkm-mpc8360.h29 (0x203 << SDRAM_INTERVAL_REFINT_SHIFT))
A Dkm-mpc832x.h33 (0x200 << SDRAM_INTERVAL_REFINT_SHIFT))
A Dkm-mpc8309.h83 (0x200 << SDRAM_INTERVAL_REFINT_SHIFT))
/u-boot/include/configs/
A Dmpc8308_p1m.h93 #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
A Dve8313.h78 #define CONFIG_SYS_DDR_INTERVAL ((0x320 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC8323ERDB.h75 #define CONFIG_SYS_DDR_INTERVAL ((800 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC8308RDB.h89 #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC832XEMDS.h73 #define CONFIG_SYS_DDR_INTERVAL ((800 << SDRAM_INTERVAL_REFINT_SHIFT) \
A Dids8313.h85 #define CONFIG_SYS_DDR_INTERVAL ((0x800 << SDRAM_INTERVAL_REFINT_SHIFT) |\
A DMPC8313ERDB_NOR.h99 #define CONFIG_SYS_DDR_INTERVAL ((1296 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC8313ERDB_NAND.h128 #define CONFIG_SYS_DDR_INTERVAL ((1296 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC8315ERDB.h84 #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC837XEMDS.h95 #define CONFIG_SYS_DDR_INTERVAL ((0x03E0 << SDRAM_INTERVAL_REFINT_SHIFT) \
A DMPC837XERDB.h112 #define CONFIG_SYS_DDR_INTERVAL ((1024 << SDRAM_INTERVAL_REFINT_SHIFT) \
A Dhrcon.h78 #define CONFIG_SYS_DDR_INTERVAL ((0x0824 << SDRAM_INTERVAL_REFINT_SHIFT) \
A Dstrider.h78 #define CONFIG_SYS_DDR_INTERVAL ((0x0824 << SDRAM_INTERVAL_REFINT_SHIFT) \
/u-boot/board/freescale/mpc8349itx/
A Dmpc8349itx.c74 (0x0410 << SDRAM_INTERVAL_REFINT_SHIFT) | (0x0100 << in fixed_sdram()
/u-boot/board/tqc/tqm834x/
A Dtqm834x.c391 (DDR_REFINT_166MHZ_7US << SDRAM_INTERVAL_REFINT_SHIFT) | in set_ddr_config()
/u-boot/drivers/ram/
A Dmpc83xx_sdram.c95 static const uint SDRAM_INTERVAL_REFINT_SHIFT = (31 - 15); variable
1049 sdram_interval = refresh_interval << SDRAM_INTERVAL_REFINT_SHIFT | in mpc83xx_sdram_probe()
/u-boot/include/
A Dmpc83xx.h1295 #define SDRAM_INTERVAL_REFINT_SHIFT 16 macro

Completed in 44 milliseconds