Searched refs:SD_97500KHZ (Results 1 – 13 of 13) sorted by relevance
/u-boot/board/renesas/gose/ |
A D | gose.c | 59 #define SD_97500KHZ 0x7 macro 69 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f() 70 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
|
A D | gose_spl.c | 30 #define SD_97500KHZ 0x7 macro 365 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
|
/u-boot/board/renesas/koelsch/ |
A D | koelsch.c | 61 #define SD_97500KHZ 0x7 macro 71 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f() 72 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
|
A D | koelsch_spl.c | 30 #define SD_97500KHZ 0x7 macro 362 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
|
/u-boot/board/renesas/lager/ |
A D | lager.c | 70 #define SD_97500KHZ 0x7 macro 80 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f() 81 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
|
A D | lager_spl.c | 30 #define SD_97500KHZ 0x7 macro 353 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
|
/u-boot/board/renesas/alt/ |
A D | alt.c | 55 #define SD_97500KHZ 0x7 macro 63 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
|
A D | alt_spl.c | 30 #define SD_97500KHZ 0x7 macro 368 writel(SD_97500KHZ, SD1CKCR); in board_init_f()
|
/u-boot/board/renesas/silk/ |
A D | silk.c | 56 #define SD_97500KHZ 0x7 macro 64 writel(SD_97500KHZ, SD1CKCR); in board_early_init_f()
|
A D | silk_spl.c | 30 #define SD_97500KHZ 0x7 macro 382 writel(SD_97500KHZ, SD1CKCR); in board_init_f()
|
/u-boot/board/renesas/porter/ |
A D | porter.c | 60 #define SD_97500KHZ 0x7 macro 70 writel(SD_97500KHZ, SD2CKCR); in board_early_init_f()
|
A D | porter_spl.c | 30 #define SD_97500KHZ 0x7 macro 448 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
|
/u-boot/board/renesas/stout/ |
A D | stout_spl.c | 30 #define SD_97500KHZ 0x7 macro 434 writel(SD_97500KHZ, SD2CKCR); in board_init_f()
|
Completed in 12 milliseconds