Home
last modified time | relevance | path

Searched refs:SET_MEDIUM_FREQ_MASK_BIT (Results 1 – 4 of 4) sorted by relevance

/u-boot/drivers/ddr/marvell/a38x/
A Dddr3_training_ip.h21 #define SET_MEDIUM_FREQ_MASK_BIT 0x00000010 macro
A Dmv_ddr_plat.c684 SET_MEDIUM_FREQ_MASK_BIT | WRITE_LEVELING_MASK_BIT | in mv_ddr_training_mask_set()
A Dddr3_debug.c403 if (mask_tune_func & SET_MEDIUM_FREQ_MASK_BIT) { in ddr3_tip_print_log()
A Dddr3_training.c82 u32 mask_tune_func = (SET_MEDIUM_FREQ_MASK_BIT |
2152 if (mask_tune_func & SET_MEDIUM_FREQ_MASK_BIT) { in ddr3_tip_ddr3_training_main_flow()

Completed in 12 milliseconds