Home
last modified time | relevance | path

Searched refs:SGMII_FM2_DTSEC1 (Results 1 – 13 of 13) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc85xx/
A Dt4240_serdes.c88 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
92 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
96 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
100 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
104 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
108 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
112 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
116 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
120 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
124 SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
[all …]
A Dp4080_serdes.c29 [0xf] = {PCIE1, PCIE1, PCIE1, PCIE1, SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
32 [0x10] = {PCIE1, PCIE1, PCIE3, PCIE3, SGMII_FM2_DTSEC1,
40 AURORA, AURORA, SGMII_FM2_DTSEC1, SGMII_FM2_DTSEC2,
A Dp5040_serdes.c32 [0x03] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE2, PCIE2, SGMII_FM2_DTSEC1,
37 [0x04] = {PCIE1, PCIE1, PCIE1, PCIE1, PCIE2, PCIE3, SGMII_FM2_DTSEC1,
A Dfsl_corenet_serdes.c52 [SGMII_FM2_DTSEC1] = "SGMII_FM2_DTSEC1",
729 case SGMII_FM2_DTSEC1: in fsl_serdes_init()
779 case SGMII_FM2_DTSEC1: in fsl_serdes_init()
A Dfsl_corenet2_serdes.c48 [SGMII_FM2_DTSEC1] = "SGMII_FM2_DTSEC1",
/u-boot/board/freescale/common/
A Dfman.c77 [FM2_DTSEC1] = SGMII_FM2_DTSEC1, in serdes_device_from_fm_port()
/u-boot/arch/powerpc/include/asm/
A Dfsl_serdes.h33 SGMII_FM2_DTSEC1, enumerator
/u-boot/drivers/net/fm/
A Dp4080.c90 if (is_serdes_configured(SGMII_FM2_DTSEC1 + port - FM2_DTSEC1)) in fman_port_enet_if()
A Dp5040.c98 if (is_serdes_configured(SGMII_FM2_DTSEC1 + port - FM2_DTSEC1)) in fman_port_enet_if()
A Dt4240.c124 if (is_serdes_configured(SGMII_FM2_DTSEC1 + port - FM2_DTSEC1)) in fman_port_enet_if()
/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
A Dfsl_serdes.h126 SGMII_FM2_DTSEC1, enumerator
/u-boot/board/freescale/corenet_ds/
A Deth_superhydra.c347 lane = serdes_get_first_lane(SGMII_FM2_DTSEC1 + idx); in fdt_fixup_board_enet()
664 lane = serdes_get_first_lane(SGMII_FM2_DTSEC1 + idx); in board_eth_init()
A Deth_p4080.c417 lane = serdes_get_first_lane(SGMII_FM2_DTSEC1 + idx); in board_eth_init()

Completed in 12 milliseconds