Home
last modified time | relevance | path

Searched refs:SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-uniphier/clk/
A Dpll-ld4.c29 if (clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U || in upll_init()
96 if (clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U || in vpll_init()
/u-boot/arch/arm/mach-uniphier/
A Dsg-regs.h99 #define SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U (0x1 << 16) macro

Completed in 2 milliseconds