| /u-boot/arch/arm/mach-imx/ |
| A D | imx_bootaux.c | 62 clrsetbits_le32(SRC_BASE_ADDR + SRC_M4_REG_OFFSET, in arch_auxiliary_core_up()
81 val = readl(SRC_BASE_ADDR + SRC_M4_REG_OFFSET); in arch_auxiliary_core_check_up()
|
| A D | init.c | 91 struct src *src_regs = (struct src *)SRC_BASE_ADDR; in init_src()
113 struct src *psrc = (struct src *)SRC_BASE_ADDR; in boot_mode_apply()
|
| A D | cpu.c | 38 struct src *src_regs = (struct src *)SRC_BASE_ADDR; in get_imx_reset_cause()
475 if (((readl(SRC_BASE_ADDR + 0x58) & 0x00007FFF) >> 12) == 0x4) in get_boot_device()
|
| /u-boot/board/grinn/liteboard/ |
| A D | board.c | 81 u32 soc_sbmr = readl(SRC_BASE_ADDR + 0x4); in mmc_get_env_devno()
237 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_boot_order()
|
| /u-boot/arch/arm/mach-imx/mx6/ |
| A D | mp.c | 17 static struct src *src = (struct src *)SRC_BASE_ADDR;
|
| A D | opos6ul.c | 63 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_late_init()
|
| A D | soc.c | 90 if (readl(SRC_BASE_ADDR + 0x1c) & (1 << 6)) in get_cpu_rev()
501 struct src *src_regs = (struct src *)SRC_BASE_ADDR; in mmc_get_boot_dev()
|
| /u-boot/arch/arm/mach-imx/mx7/ |
| A D | psci-mx7.c | 107 (SRC_BASE_ADDR + SRC_GPR1_MX7D + cpu * 8)
176 val = readl(SRC_BASE_ADDR + SRC_A7RCR1); in imx_enable_cpu_ca7()
178 writel(val, SRC_BASE_ADDR + SRC_A7RCR1); in imx_enable_cpu_ca7()
684 writel((u32)psci_system_resume, SRC_BASE_ADDR + SRC_GPR1_MX7D); in psci_system_suspend()
685 writel(val, SRC_BASE_ADDR + SRC_GPR2_MX7D); in psci_system_suspend()
|
| A D | soc.c | 424 struct src *psrc = (struct src *)SRC_BASE_ADDR; in boot_mode_getprisec()
|
| A D | ddr.c | 32 struct src *const src_regs = (struct src *)SRC_BASE_ADDR; in mx7_dram_cfg()
|
| /u-boot/arch/arm/mach-imx/mx7ulp/ |
| A D | soc.c | 271 u32 *reg_ssrs = (u32 *)(SRC_BASE_ADDR + 0x28); in get_reset_cause()
272 u32 *reg_srs = (u32 *)(SRC_BASE_ADDR + 0x20); in get_reset_cause()
|
| /u-boot/board/logicpd/imx6/ |
| A D | imx6logic.c | 158 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_boot_order()
|
| /u-boot/arch/arm/cpu/armv7/vf610/ |
| A D | generic.c | 291 struct src *src_regs = (struct src *)SRC_BASE_ADDR; in get_reset_cause()
|
| /u-boot/board/phytec/pcm052/ |
| A D | pcm052.c | 360 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_late_init()
|
| /u-boot/board/freescale/mx6slevk/ |
| A D | mx6slevk.c | 237 struct src *src_regs = (struct src *)SRC_BASE_ADDR; in board_mmc_init()
|
| /u-boot/board/toradex/colibri_vf/ |
| A D | colibri_vf.c | 392 struct src *src = (struct src *)SRC_BASE_ADDR; in board_late_init()
|
| /u-boot/board/aristainetos/ |
| A D | aristainetos.c | 266 struct src *psrc = (struct src *)SRC_BASE_ADDR; in aristainetos_bootmode_settings()
|
| /u-boot/arch/arm/include/asm/arch-mx5/ |
| A D | imx-regs.h | 76 #define SRC_BASE_ADDR (AIPS1_BASE_ADDR + 0x000D0000) macro
|
| /u-boot/arch/arm/include/asm/arch-mx6/ |
| A D | imx-regs.h | 200 #define SRC_BASE_ADDR (AIPS1_OFF_BASE_ADDR + 0x58000) macro
487 #define src_base ((struct src *)SRC_BASE_ADDR)
|
| /u-boot/board/solidrun/mx6cuboxi/ |
| A D | mx6cuboxi.c | 470 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_boot_order()
|
| /u-boot/board/el/el6x/ |
| A D | el6x.c | 329 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_mmc_init()
|
| /u-boot/arch/arm/include/asm/arch-mx7/ |
| A D | imx-regs.h | 115 #define SRC_BASE_ADDR (AIPS1_OFF_BASE_ADDR+0x190000) macro
267 #define src_base ((struct src *)SRC_BASE_ADDR)
|
| /u-boot/arch/arm/include/asm/arch-imx8m/ |
| A D | imx-regs.h | 31 #define SRC_BASE_ADDR 0x30390000 macro
|
| /u-boot/board/freescale/mx6sabresd/ |
| A D | mx6sabresd.c | 256 struct src *psrc = (struct src *)SRC_BASE_ADDR; in board_mmc_init()
|
| /u-boot/arch/arm/include/asm/arch-vf610/ |
| A D | imx-regs.h | 85 #define SRC_BASE_ADDR (AIPS0_BASE_ADDR + 0x0006E000) macro
|