SRDS_PLLCR0_FRATE_SEL_MASK (reference) in projects: u-boot

Searched refs:SRDS_PLLCR0_FRATE_SEL_MASK (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/powerpc/cpu/mpc85xx/
A D	fsl_corenet2_serdes.c	`240 switch (pll_status & SRDS_PLLCR0_FRATE_SEL_MASK) { in serdes_init()`
A D	fsl_corenet_serdes.c	`408 SRDS_PLLCR0_FRATE_SEL_MASK, in p4080_erratum_serdes8()`
/u-boot/arch/arm/include/asm/arch-ls102xa/
A D	immap_ls102xa.h	`332 #define SRDS_PLLCR0_FRATE_SEL_MASK 0x000f0000 macro`
/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
A D	immap_lsch2.h	`583 #define SRDS_PLLCR0_FRATE_SEL_MASK 0x000f0000 macro`
/u-boot/arch/powerpc/include/asm/
A D	immap_85xx.h	`2546 #define SRDS_PLLCR0_FRATE_SEL_MASK 0x000f0000 macro 2627 #define SRDS_PLLCR0_FRATE_SEL_MASK 0x00030000 macro`

Completed in 31 milliseconds