Home
last modified time | relevance | path

Searched refs:SSCG_PLL_FEEDBACK_DIV_F1_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-imx/imx8m/
A Dclock_imx8mq.c232 divf1 = (pll_cfg2 & SSCG_PLL_FEEDBACK_DIV_F1_MASK) >> in decode_sscg_pll()
594 SSCG_PLL_FEEDBACK_DIV_F1_MASK | in dram_pll_init()
606 SSCG_PLL_FEEDBACK_DIV_F1_MASK | in dram_pll_init()
618 SSCG_PLL_FEEDBACK_DIV_F1_MASK | in dram_pll_init()
630 SSCG_PLL_FEEDBACK_DIV_F1_MASK | in dram_pll_init()
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dclock_imx8mq.h377 #define SSCG_PLL_FEEDBACK_DIV_F1_MASK (0x3f << 13) macro
380 SSCG_PLL_FEEDBACK_DIV_F1_MASK)

Completed in 5 milliseconds