Home
last modified time | relevance | path

Searched refs:SSCG_PLL_FEEDBACK_DIV_F2_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-imx/imx8m/
A Dclock_imx8mq.c234 divf2 = (pll_cfg2 & SSCG_PLL_FEEDBACK_DIV_F2_MASK) >> in decode_sscg_pll()
593 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
605 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
617 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
629 SSCG_PLL_FEEDBACK_DIV_F2_MASK | in dram_pll_init()
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dclock_imx8mq.h381 #define SSCG_PLL_FEEDBACK_DIV_F2_MASK (0x3f << 7) macro
384 SSCG_PLL_FEEDBACK_DIV_F2_MASK)

Completed in 6 milliseconds