Home
last modified time | relevance | path

Searched refs:SSCG_PLL_REF_DIVR1_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/include/asm/arch-imx8m/
A Dclock_imx8mq.h371 #define SSCG_PLL_REF_DIVR1_MASK (0x7 << 25) macro
373 #define SSCG_PLL_REF_DIVR1_VAL(n) (((n) << 25) & SSCG_PLL_REF_DIVR1_MASK)
/u-boot/arch/arm/mach-imx/imx8m/
A Dclock_imx8mq.c228 divr1 = (pll_cfg2 & SSCG_PLL_REF_DIVR1_MASK) >> in decode_sscg_pll()

Completed in 6 milliseconds