Home
last modified time | relevance | path

Searched refs:SSCR1_RIE (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/include/asm/arch-armada100/
A Dspi.h43 #define SSCR1_RIE (1 << 0) /* Receive FIFO Interrupt Enable */ macro
/u-boot/include/
A DSA-1100.h1063 #define SSCR1_RIE 0x00000001 /* Receive FIFO 1/2-full or more */ macro

Completed in 12 milliseconds