Home
last modified time | relevance | path

Searched refs:SZ_1M (Results 1 – 25 of 103) sorted by relevance

12345

/u-boot/include/configs/
A Dvcoreiii.h28 #define CONFIG_SYS_SDRAM_SIZE (128 * SZ_1M)
30 #define CONFIG_SYS_SDRAM_SIZE (256 * SZ_1M)
32 #define CONFIG_SYS_SDRAM_SIZE (512 * SZ_1M)
A Dcolibri_vf.h31 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * SZ_1M)
125 #define PHYS_SDRAM_SIZE (256 * SZ_1M)
146 #define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
A Dgw_ventana.h11 #define CONFIG_SYS_NAND_U_BOOT_OFFS (14 * SZ_1M)
17 #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS (18 * SZ_1M)
33 #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
A Dxea.h24 #define CONFIG_SYS_SPI_KERNEL_OFFS SZ_1M
30 #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR (SZ_1M / 0x200)
A Dtaurus.h54 #define CONFIG_SYS_SDRAM_SIZE (128 * SZ_1M)
95 #define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
187 #define CONFIG_SYS_NAND_SIZE (256 * SZ_1M)
A Dpcm052.h21 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * SZ_1M)
146 #define PHYS_SDRAM_SIZE (CONFIG_PCM052_DDR_SIZE * SZ_1M)
A Dsmartweb.h65 #define CONFIG_SYS_SDRAM_SIZE (64 * SZ_1M)
74 ROUND(3 * CONFIG_ENV_SIZE + (4 * SZ_1M), 0x1000)
125 #define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_1M
A Dkp_imx53.h16 #define CONFIG_SYS_MALLOC_LEN (32 * SZ_1M)
84 #define PHYS_SDRAM_1_SIZE (512 * SZ_1M)
A Dmccmon6.h29 #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
46 #define CONFIG_SYS_FLASH_BANKS_SIZES { (32 * SZ_1M) }
A Dtqma6.h26 #define PHYS_SDRAM_SIZE (512u * SZ_1M)
69 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * SZ_1M)
77 #define TQMA6_FDT_OFFSET (2 * SZ_1M)
A Dimx8mp_evk.h13 #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
53 #define CONFIG_SYS_NONCACHED_MEMORY (1 * SZ_1M) /* 1M */
A Dtegra-common-usb-gadget.h16 #define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_1M
A Dbmips_bcm3380.h18 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6838.h18 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6338.h18 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6318.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm63268.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6328.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6362.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6348.h25 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Demsdp.h16 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_1M)
A Dbmips_bcm6358.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dbmips_bcm6368.h27 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + SZ_1M
A Dmt8512.h14 #define CONFIG_SYS_NONCACHED_MEMORY SZ_1M
/u-boot/board/xilinx/microblaze-generic/
A Dmicroblaze-generic.c63 status |= env_set_hex("pxefile_addr_r", max_size + SZ_1M); in board_late_init()
67 status |= env_set_hex("fdt_addr_r", gd->ram_base + SZ_32M - SZ_1M); in board_late_init()

Completed in 31 milliseconds

12345