Home
last modified time | relevance | path

Searched refs:TIMING_CFG2_WR_DATA_DELAY_SHIFT (Results 1 – 19 of 19) sorted by relevance

/u-boot/include/configs/km/
A Dkm-mpc8360.h61 (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
A Dkm-mpc832x.h63 (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
A Dkm-mpc8309.h114 (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
/u-boot/include/configs/
A Dmpc8308_p1m.h89 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A Dve8313.h74 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC8323ERDB.h64 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC832XEMDS.h62 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC8308RDB.h85 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A Dids8313.h81 (0 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) |\
A DMPC8313ERDB_NOR.h95 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC8313ERDB_NAND.h124 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC8315ERDB.h80 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC837XEMDS.h91 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A DMPC837XERDB.h107 | (3 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A Dhrcon.h74 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
A Dstrider.h74 | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \
/u-boot/board/tqc/tqm834x/
A Dtqm834x.c370 (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT); in set_ddr_config()
/u-boot/drivers/ram/
A Dmpc83xx_sdram.c58 static const uint TIMING_CFG2_WR_DATA_DELAY_SHIFT = (31 - 21); variable
785 write_cmd_to_write_data << TIMING_CFG2_WR_DATA_DELAY_SHIFT | in mpc83xx_sdram_probe()
/u-boot/include/
A Dmpc83xx.h1204 #define TIMING_CFG2_WR_DATA_DELAY_SHIFT 10 macro

Completed in 26 milliseconds