Searched refs:TMU_TDQ3_SCH_CTRL (Results 1 – 2 of 2) sorted by relevance
117 #define TMU_TDQ3_SCH_CTRL (TMU_CSR_BASE_ADDR + 0x140) macro
887 writel(0x3FF, TMU_TDQ3_SCH_CTRL); in tmu_init()
Completed in 4 milliseconds