Home
last modified time | relevance | path

Searched refs:TTBCR_IRGN0_WBNWA (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/cpu/armv7/ls102xa/
A Dcpu.c61 #define TTBCR_IRGN0_WBNWA (3 << 8) macro
/u-boot/arch/arm/lib/
A Dcache-cp15.c152 reg |= TTBCR_ORGN0_WBNWA | TTBCR_IRGN0_WBNWA; in mmu_setup()
/u-boot/arch/arm/include/asm/
A Dsystem.h435 #define TTBCR_IRGN0_WBNWA (3 << 8) macro

Completed in 5 milliseconds