Searched refs:TX_CLK (Results 1 – 4 of 4) sorted by relevance
| /u-boot/arch/arm/cpu/armv8/fsl-layerscape/ |
| A D | ls1012a_serdes.c | 22 {0x9508, {TX_CLK, PCIE1, NONE, SATA1} },
23 {0x3905, {SGMII_FM1_DTSEC1, TX_CLK, NONE, PCIE1} },
24 {0x9305, {TX_CLK, SGMII_FM1_DTSEC2, NONE, PCIE1} },
|
| /u-boot/arch/arm/include/asm/arch-fsl-layerscape/ |
| A D | fsl_serdes.h | 186 TX_CLK, enumerator
|
| /u-boot/arch/arm/dts/ |
| A D | socfpga_arria10_socdk.dtsi | 75 * for TX_CLK on Arria 10.
|
| /u-boot/drivers/video/ |
| A D | Kconfig | 443 int "SSD2828 TX_CLK frequency (in MHz)"
452 parallel LCD interface instead of TX_CLK as the PLL clock source.
|
Completed in 6 milliseconds