Home
last modified time | relevance | path

Searched refs:USDHC4_BASE_ADDR (Results 1 – 17 of 17) sorted by relevance

/u-boot/board/seco/mx6quq7/
A Dmx6quq7.c100 {USDHC4_BASE_ADDR, 0, 4},
112 case USDHC4_BASE_ADDR: in board_mmc_getcd()
/u-boot/include/configs/
A Dmx6qarm2.h19 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
A Dmx6sxsabresd.h141 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
A Dvining_2000.h43 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
/u-boot/arch/arm/mach-imx/
A Dspeed.c28 #elif CONFIG_SYS_FSL_ESDHC_ADDR == USDHC4_BASE_ADDR in get_clocks()
/u-boot/arch/arm/mach-imx/mx6/
A Dmodule_fuse.c239 #ifdef USDHC4_BASE_ADDR in esdhc_fused()
240 case USDHC4_BASE_ADDR: in esdhc_fused()
/u-boot/board/el/el6x/
A Del6x.c267 {USDHC4_BASE_ADDR},
281 case USDHC4_BASE_ADDR: in board_mmc_getcd()
352 usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR; in board_mmc_init()
/u-boot/board/freescale/mx6sabresd/
A Dmx6sabresd.c223 {USDHC4_BASE_ADDR},
246 case USDHC4_BASE_ADDR: in board_mmc_getcd()
282 usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR; in board_mmc_init()
/u-boot/board/freescale/mx6qarm2/
A Dmx6qarm2.c112 {USDHC4_BASE_ADDR},
/u-boot/board/advantech/dms-ba16/
A Ddms-ba16.c232 {USDHC4_BASE_ADDR},
250 case USDHC4_BASE_ADDR: in board_mmc_getcd()
/u-boot/board/dhelectronics/dh_imx6/
A Ddh_imx6_spl.c483 {USDHC4_BASE_ADDR},
499 usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR; in board_mmc_init()
/u-boot/board/embest/mx6boards/
A Dmx6boards.c193 {USDHC4_BASE_ADDR},
214 case USDHC4_BASE_ADDR: in board_mmc_getcd()
/u-boot/board/liebherr/display5/
A Dspl.c288 .esdhc_base = USDHC4_BASE_ADDR,
/u-boot/board/bachmann/ot1200/
A Dot1200.c229 {USDHC4_BASE_ADDR},
/u-boot/board/congatec/cgtqmx6eval/
A Dcgtqmx6eval.c423 {USDHC4_BASE_ADDR},
439 case USDHC4_BASE_ADDR: in board_mmc_getcd()
473 usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR; in board_mmc_init()
/u-boot/board/softing/vining_2000/
A Dvining_2000.c466 static struct fsl_esdhc_cfg usdhc_cfg = { USDHC4_BASE_ADDR };
/u-boot/arch/arm/include/asm/arch-mx6/
A Dimx-regs.h262 #define USDHC4_BASE_ADDR (AIPS2_OFF_BASE_ADDR + 0x1C000) macro

Completed in 39 milliseconds