Searched refs:VCLK_SRC_SEL_MASK (Results 1 – 2 of 2) sorted by relevance
234 OUTPLLP(VCLK_ECP_CNTL, VCLK_SRC_SEL_CPUCLK, ~VCLK_SRC_SEL_MASK); in radeon_write_pll_regs()292 OUTPLLP(VCLK_ECP_CNTL, VCLK_SRC_SEL_PPLLCLK, ~VCLK_SRC_SEL_MASK); in radeon_write_pll_regs()
916 #define VCLK_SRC_SEL_MASK 0x03 macro
Completed in 13 milliseconds