Searched refs:X16 (Results 1 – 4 of 4) sorted by relevance
32 X16, /* DRAM width & Channel Width */ enumerator
143 mrc_params->channel_size[0] *= (channel_width == X16) ? 1 : 2; in mrc_adjust_params()
1030 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in sample_dqs()1098 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in find_rising_edge()1272 if (mrc_params->channel_width == X16) in byte_lane_mask()1449 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in print_timings()
1014 (mrc_params->channel_width == X16)) ? in ddrphy_init()1407 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in rcvn_cal()1554 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in wr_level()1789 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in rd_train()2087 uint8_t bl_divisor = (mrc_params->channel_width == X16) ? 2 : 1; in wr_train()2408 if (mrc_params->dram_width == X16) { in prog_dra_drb()
Completed in 8 milliseconds