Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_MIMIC_CACHEATTR (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/xtensa/include/asm/arch-dc232b/
A Dcore.h405 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/u-boot/arch/xtensa/include/asm/arch-dc233c/
A Dcore.h436 #define XCHAL_HAVE_MIMIC_CACHEATTR 0 /* region protection */ macro
/u-boot/arch/xtensa/include/asm/arch-de212/
A Dcore.h557 #define XCHAL_HAVE_MIMIC_CACHEATTR 1 /* region protection */ macro

Completed in 8 milliseconds