XUSB_PADCTL_UPHY_PLL_P0_CTL1_FREQ_NDIV (reference) in projects: u-boot

Searched refs:XUSB_PADCTL_UPHY_PLL_P0_CTL1_FREQ_NDIV (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/arm/mach-tegra/tegra210/
A D	xusb-padctl.c	`189 #define XUSB_PADCTL_UPHY_PLL_P0_CTL1_FREQ_NDIV(x) (((x) & 0xff) << 20) macro 269 value \|= XUSB_PADCTL_UPHY_PLL_P0_CTL1_FREQ_NDIV(25); in pcie_phy_enable()`

Completed in 4 milliseconds