XUSB_PADCTL_UPHY_PLL_P0_CTL1_PWR_OVRD (reference) in projects: u-boot

Searched refs:XUSB_PADCTL_UPHY_PLL_P0_CTL1_PWR_OVRD (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/arm/mach-tegra/tegra210/
A D	xusb-padctl.c	`192 #define XUSB_PADCTL_UPHY_PLL_P0_CTL1_PWR_OVRD (1 << 4) macro 248 value \|= XUSB_PADCTL_UPHY_PLL_P0_CTL1_PWR_OVRD; in pcie_phy_enable()`

Completed in 2 milliseconds