Home
last modified time | relevance | path

Searched refs:active (Results 1 – 25 of 443) sorted by relevance

12345678910>>...18

/u-boot/doc/device-tree-bindings/leds/
A Dleds-bcm6358.txt28 - active-low : Boolean, makes LED active low.
41 active-low;
46 active-low;
51 active-low;
56 active-low;
72 active-low;
77 active-low;
87 active-low;
96 active-low;
101 active-low;
[all …]
A Dleds-bcm6328.txt26 - brcm,serial-dat-low : Boolean, makes data signal active low.
38 - active-low : Boolean, makes LED active low.
51 active-low;
56 active-low;
61 active-low;
78 active-low;
83 active-low;
88 active-low;
93 active-low;
98 active-low;
[all …]
A Dleds-bcm6858.txt15 - brcm,serial-led-en-pol : Boolean, serial led polarity (true => active high)
17 - brcm,serial-led-clk-pol : Boolean, serial clock polarity (true => active high)
19 - brcm,serial-led-data-ppol : Boolean, serial data polarity (true => active high)
31 - active-low : Boolean, makes LED active low.
/u-boot/doc/device-tree-bindings/video/
A Ddisplay-timing.txt26 - hsync-active: hsync pulse is active low/high/ignored
27 - vsync-active: vsync pulse is active low/high/ignored
28 - de-active: data-enable pulse is active low/high/ignored
29 - pixelclk-active: with
30 - active high = drive pixel data on rising edge/
32 - active low = drive pixel data on falling edge/
40 <1>: high active
41 <0>: low active
90 hsync-active = <1>;
A Ddisplaymode.txt16 - hsync-active-high (bool): Hsync pulse is active high
17 - vsync-active-high (bool): Vsync pulse is active high
41 hsync-active-high;
/u-boot/arch/mips/dts/
A Dnetgear,dgnd3700v2.dts82 active-low;
88 active-low;
94 active-low;
100 active-low;
106 active-low;
112 active-low;
118 active-low;
124 active-low;
130 active-low;
A Dnetgear,cg3100d.dts47 active-low;
53 active-low;
59 active-low;
65 active-low;
71 active-low;
77 active-low;
83 active-low;
A Dcomtrend,ar-5315u.dts64 active-low;
70 active-low;
76 active-low;
82 active-low;
88 active-low;
94 active-low;
100 active-low;
A Dcomtrend,vr-3032u.dts67 active-low;
73 active-low;
79 active-low;
85 active-low;
91 active-low;
97 active-low;
A Dsfr,nb4-ser.dts90 active-low;
96 active-low;
102 active-low;
108 active-low;
/u-boot/arch/arm/dts/
A Dimx7-colibri-u-boot.dtsi32 de-active = <1>;
33 hsync-active = <0>;
34 vsync-active = <0>;
35 pixelclk-active = <0>;
A Dimx6ul-14x14-evk-u-boot.dtsi50 hsync-active = <0>;
51 vsync-active = <0>;
52 de-active = <1>;
53 pixelclk-active = <0>;
A Dimx6ull-colibri-u-boot.dtsi50 de-active = <1>;
51 hsync-active = <0>;
52 vsync-active = <0>;
53 pixelclk-active = <0>;
A Dtegra30-cardhu.dts238 enable-active-high;
251 enable-active-high;
263 enable-active-high;
274 enable-active-high;
284 enable-active-high;
295 enable-active-high;
306 enable-active-high;
317 enable-active-high;
330 enable-active-high;
341 enable-active-high;
[all …]
A Dimx7d-pico-u-boot.dtsi36 hsync-active = <0>;
37 vsync-active = <0>;
38 de-active = <1>;
39 pixelclk-active = <1>;
A Drk3288-veyron-speedy.dts23 enable-active-high;
34 enable-active-high;
46 enable-active-high;
92 enable-active-high;
99 enable-active-high;
A Dsun8i-s3-pinecube.dts73 hsync-active = <1>; /* Active high */
74 vsync-active = <0>; /* Active low */
75 data-active = <1>; /* Active high */
124 hsync-active = <1>; /* Active high */
125 vsync-active = <0>; /* Active low */
126 data-active = <1>; /* Active high */
A Dat91sam9g45-gurnard.dts51 hsync-active = <0>;
52 vsync-active = <0>;
65 hsync-active = <0>;
66 vsync-active = <0>;
A Dimx6-logicpd-baseboard.dtsi80 enable-active-high;
92 enable-active-high;
104 enable-active-high;
117 enable-active-high;
129 enable-active-high;
141 enable-active-high;
151 enable-active-high;
162 enable-active-high;
175 enable-active-high;
186 enable-active-high;
A Dca-presidio-engboard.dts91 active-low;
100 active-low;
107 active-low;
132 def-active-port = <0x3>;
A Drk3288-evb.dtsi62 enable-active-high;
75 enable-active-high;
160 snps,reset-active-low;
216 compatible = "active-semi,act8846";
466 hsync-active = <0>;
467 vsync-active = <0>;
468 de-active = <1>;
469 pixelclk-active = <0>;
/u-boot/cmd/
A Dbootmenu.c38 int active; /* active menu entry */ member
65 int reverse = (entry->menu->active == entry->num); in bootmenu_print_entry()
233 if (menu->active > 0) in bootmenu_choice_entry()
234 --menu->active; in bootmenu_choice_entry()
238 if (menu->active < menu->count - 1) in bootmenu_choice_entry()
239 ++menu->active; in bootmenu_choice_entry()
244 for (i = 0; i < menu->active; ++i) in bootmenu_choice_entry()
295 menu->active = 0; in bootmenu_create()
300 menu->active = (int)simple_strtol(default_str, NULL, 10); in bootmenu_create()
386 if ((menu->active >= menu->count)||(menu->active < 0)) { //ensure active menuitem is inside menu in bootmenu_create()
[all …]
/u-boot/drivers/video/bridge/
A Dvideo-bridge-uclass.c108 int video_bridge_set_active(struct udevice *dev, bool active) in video_bridge_set_active() argument
113 debug("%s: %d\n", __func__, active); in video_bridge_set_active()
115 ret = dm_gpio_set_value(&uc_priv->sleep, !active); in video_bridge_set_active()
120 if (!active) in video_bridge_set_active()
/u-boot/doc/device-tree-bindings/net/
A Dmdio-mux.txt60 interrupts = <10 8>; /* Pin 10, active low */
70 interrupts = <10 8>; /* Pin 10, active low */
80 interrupts = <10 8>; /* Pin 10, active low */
90 interrupts = <10 8>; /* Pin 10, active low */
105 interrupts = <12 8>; /* Pin 12, active low */
115 interrupts = <12 8>; /* Pin 12, active low */
125 interrupts = <12 8>; /* Pin 12, active low */
135 interrupts = <12 8>; /* Pin 12, active low */
/u-boot/drivers/dma/
A Dapbh_dma.c132 pdesc = list_first_entry(&pchan->active, struct mxs_dma_desc, node); in mxs_dma_enable()
205 list_splice_init(&pchan->active, &pchan->done); in mxs_dma_disable()
304 INIT_LIST_HEAD(&pchan->active); in mxs_dma_request()
425 if (!list_empty(&pchan->active)) { in mxs_dma_desc_append()
426 last = list_entry(pchan->active.prev, struct mxs_dma_desc, in mxs_dma_desc_append()
440 list_add_tail(&pdesc->node, &pchan->active); in mxs_dma_desc_append()
479 list_for_each_safe(p, q, &pchan->active) { in mxs_dma_finish()

Completed in 24 milliseconds

12345678910>>...18