Home
last modified time | relevance | path

Searched refs:apll_sdiv (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A Dclock_init.h25 unsigned apll_sdiv; member
46 unsigned apll_sdiv; member
A Dclock_init_exynos5.c30 .apll_sdiv = 0x1,
47 .apll_sdiv = 0x1,
62 .apll_sdiv = 0x0,
77 .apll_sdiv = 0x0,
92 .apll_sdiv = 0x0,
107 .apll_sdiv = 0x0,
122 .apll_sdiv = 0x0,
620 arm_clk_ratio->apll_sdiv); in exynos5250_system_clock_init()
822 arm_clk_ratio->apll_sdiv); in exynos5420_system_clock_init()

Completed in 5 milliseconds