Home
last modified time | relevance | path

Searched refs:chan (Results 1 – 25 of 54) sorted by relevance

123

/u-boot/drivers/ddr/marvell/axp/
A Dxor.c146 val = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))) in mv_xor_ctrl_set()
172 tmp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_mem_init()
175 reg_write(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan)), tmp); in mv_xor_mem_init()
187 reg_write(XOR_BLOCK_SIZE_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_mem_init()
203 reg_bit_set(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_mem_init()
262 tmp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_transfer()
304 reg_write(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan)), tmp); in mv_xor_transfer()
310 reg_write(XOR_NEXT_DESC_PTR_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_transfer()
314 reg_bit_set(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_transfer()
405 reg_bit_set(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_cmd_set()
[all …]
A Dxor_regs.h13 #define XOR_UNIT(chan) ((chan) >> 1) argument
14 #define XOR_CHAN(chan) ((chan) & 1) argument
25 #define XOR_CONFIG_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x10 + ((chan) * 4))) argument
26 #define XOR_ACTIVATION_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x20 + ((chan) * 4))) argument
35 #define XOR_NEXT_DESC_PTR_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x200 + ((chan) * 4))) argument
36 #define XOR_CURR_DESC_PTR_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x210 + ((chan) * 4))) argument
37 #define XOR_BYTE_COUNT_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x220 + ((chan) * 4))) argument
39 #define XOR_DST_PTR_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x2B0 + ((chan) * 4))) argument
40 #define XOR_BLOCK_SIZE_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x2C0 + ((chan) * 4))) argument
100 #define XOR_WINDOW_CTRL_REG(unit, chan) (MV_XOR_REGS_BASE(unit) + (0x240 + ((chan) * 4))) argument
A Dxor.h63 int mv_xor_state_get(u32 chan);
66 int mv_xor_transfer(u32 chan, int xor_type, u32 xor_chain_ptr);
67 int mv_xor_mem_init(u32 chan, u32 start_ptr, unsigned long long block_size,
/u-boot/drivers/pwm/
A Dsandbox_pwm.c44 chan = &priv->chan[channel]; in sandbox_pwm_get_config()
46 *duty_nsp = chan->duty_ns; in sandbox_pwm_get_config()
47 *enablep = chan->enable; in sandbox_pwm_get_config()
48 *polarityp = chan->polarity; in sandbox_pwm_get_config()
61 chan = &priv->chan[channel]; in sandbox_pwm_set_config()
62 chan->period_ns = period_ns; in sandbox_pwm_set_config()
63 chan->duty_ns = duty_ns; in sandbox_pwm_set_config()
76 chan = &priv->chan[channel]; in sandbox_pwm_set_enable()
77 chan->enable = enable; in sandbox_pwm_set_enable()
90 chan = &priv->chan[channel]; in sandbox_pwm_set_invert()
[all …]
/u-boot/drivers/ddr/marvell/a38x/
A Dxor.c185 temp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_mem_init()
188 reg_write(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan)), temp); in mv_xor_mem_init()
200 reg_write(XOR_BLOCK_SIZE_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_mem_init()
216 reg_bit_set(XOR_ACTIVATION_REG(XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_mem_init()
306 (XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_command_set()
312 (XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_command_set()
319 (XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_command_set()
325 (XOR_UNIT(chan), XOR_CHAN(chan)), in mv_xor_command_set()
415 temp = reg_read(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan))); in mv_xor_transfer()
451 reg_write(XOR_CONFIG_REG(XOR_UNIT(chan), XOR_CHAN(chan)), temp); in mv_xor_transfer()
[all …]
A Dxor_regs.h13 #define XOR_UNIT(chan) ((chan) >> 1) argument
14 #define XOR_CHAN(chan) ((chan) & 1) argument
22 (0x10 + ((chan) * 4)))
24 (0x20 + ((chan) * 4)))
38 (0x220 + ((chan) * 4)))
42 (0x2b0 + ((chan) * 4)))
44 (0x2c0 + ((chan) * 4)))
99 #define XEICR_CAUSE_OFFS(chan) (chan * XEICR_CHAN_OFFS) argument
100 #define XEICR_CAUSE_MASK(chan, cause) (1 << (cause + XEICR_CAUSE_OFFS(chan))) argument
102 #define XEICR_COMP_MASK(chan) (0x000f << XEICR_CAUSE_OFFS(chan)) argument
[all …]
A Dxor.h82 enum mv_state mv_xor_state_get(u32 chan);
84 int mv_xor_ctrl_set(u32 chan, u32 xor_ctrl);
85 int mv_xor_command_set(u32 chan, enum mv_command command);
86 int mv_xor_override_set(u32 chan, enum xor_override_target target, u32 win_num,
88 int mv_xor_transfer(u32 chan, enum xor_type type, u32 xor_chain_ptr);
/u-boot/drivers/mailbox/
A Dstm32-ipcc.c32 #define RX_BIT_CHAN(chan) BIT(chan) argument
34 #define TX_BIT_CHAN(chan) BIT(TX_BIT_SHIFT + (chan)) argument
47 struct stm32_ipcc *ipcc = dev_get_priv(chan->dev); in stm32_ipcc_request()
49 dev_dbg(chan->dev, "chan=%p\n", chan); in stm32_ipcc_request()
51 if (chan->id >= ipcc->n_chans) { in stm32_ipcc_request()
53 chan->id); in stm32_ipcc_request()
60 static int stm32_ipcc_free(struct mbox_chan *chan) in stm32_ipcc_free() argument
62 dev_dbg(chan->dev, "chan=%p\n", chan); in stm32_ipcc_free()
71 dev_dbg(chan->dev, "chan=%p, data=%p\n", chan, data); in stm32_ipcc_send()
88 dev_dbg(chan->dev, "chan=%p, data=%p\n", chan, data); in stm32_ipcc_recv()
[all …]
A Dmailbox-uclass.c22 debug("%s(chan=%p)\n", __func__, chan); in mbox_of_xlate_default()
29 chan->id = args->args[0]; in mbox_of_xlate_default()
68 chan->dev = dev_mbox; in mbox_get_by_index()
70 ret = ops->of_xlate(chan, &args); in mbox_get_by_index()
79 ret = ops->request(chan); in mbox_get_by_index()
89 struct mbox_chan *chan) in mbox_get_by_name() argument
104 int mbox_free(struct mbox_chan *chan) in mbox_free() argument
108 debug("%s(chan=%p)\n", __func__, chan); in mbox_free()
111 return ops->rfree(chan); in mbox_free()
122 return ops->send(chan, data); in mbox_send()
[all …]
A Dsandbox-mbox.c25 static int sandbox_mbox_request(struct mbox_chan *chan) in sandbox_mbox_request() argument
27 debug("%s(chan=%p)\n", __func__, chan); in sandbox_mbox_request()
29 if (chan->id >= SANDBOX_MBOX_CHANNELS) in sandbox_mbox_request()
35 static int sandbox_mbox_free(struct mbox_chan *chan) in sandbox_mbox_free() argument
37 debug("%s(chan=%p)\n", __func__, chan); in sandbox_mbox_free()
44 struct sandbox_mbox *sbm = dev_get_priv(chan->dev); in sandbox_mbox_send()
50 sbm->chans[chan->id].rx_msg_valid = true; in sandbox_mbox_send()
57 struct sandbox_mbox *sbm = dev_get_priv(chan->dev); in sandbox_mbox_recv()
62 if (!sbm->chans[chan->id].rx_msg_valid) in sandbox_mbox_recv()
65 *pmsg = sbm->chans[chan->id].rx_msg; in sandbox_mbox_recv()
[all …]
A Dtegra-hsp.c77 debug("%s(chan=%p)\n", __func__, chan); in tegra_hsp_of_xlate()
84 chan->id = (args->args[0] << 16) | args->args[1]; in tegra_hsp_of_xlate()
89 static int tegra_hsp_request(struct mbox_chan *chan) in tegra_hsp_request() argument
93 debug("%s(chan=%p)\n", __func__, chan); in tegra_hsp_request()
95 db_id = tegra_hsp_db_id(chan->id); in tegra_hsp_request()
104 static int tegra_hsp_free(struct mbox_chan *chan) in tegra_hsp_free() argument
106 debug("%s(chan=%p)\n", __func__, chan); in tegra_hsp_free()
113 struct tegra_hsp *thsp = dev_get_priv(chan->dev); in tegra_hsp_send()
118 db_id = tegra_hsp_db_id(chan->id); in tegra_hsp_send()
126 struct tegra_hsp *thsp = dev_get_priv(chan->dev); in tegra_hsp_recv()
[all …]
A Dk3-sec-proxy.c84 struct mbox_chan chan; member
116 debug("%s(chan=%p)\n", __func__, chan); in k3_sec_proxy_of_xlate()
126 chan->id = ind; in k3_sec_proxy_of_xlate()
127 chan->con_priv = &spm->chans[i]; in k3_sec_proxy_of_xlate()
141 debug("%s(chan=%p)\n", __func__, chan); in k3_sec_proxy_request()
152 debug("%s(chan=%p)\n", __func__, chan); in k3_sec_proxy_free()
207 struct k3_sec_proxy_thread *spt = chan->con_priv; in k3_sec_proxy_send()
216 dev_err(chan->dev, in k3_sec_proxy_send()
224 dev_err(chan->dev, in k3_sec_proxy_send()
255 __func__, chan->id); in k3_sec_proxy_send()
[all …]
A Dsandbox-mbox-test.c13 struct mbox_chan chan; member
20 return mbox_get_by_name(dev, "test", &sbmt->chan); in sandbox_mbox_test_get()
27 return mbox_send(&sbmt->chan, &msg); in sandbox_mbox_test_send()
34 return mbox_recv(&sbmt->chan, msg, 100); in sandbox_mbox_test_recv()
41 return mbox_free(&sbmt->chan); in sandbox_mbox_test_free()
/u-boot/drivers/firmware/scmi/
A Dmailbox_agent.c36 struct scmi_mbox_channel *chan = dev_get_priv(dev); in scmi_mbox_process_msg() local
39 ret = scmi_write_msg_to_smt(dev, &chan->smt, msg); in scmi_mbox_process_msg()
44 ret = mbox_send(&chan->mbox, chan->smt.buf); in scmi_mbox_process_msg()
51 ret = mbox_recv(&chan->mbox, chan->smt.buf, chan->timeout_us); in scmi_mbox_process_msg()
57 ret = scmi_read_resp_from_smt(dev, &chan->smt, msg); in scmi_mbox_process_msg()
60 scmi_clear_smt_channel(&chan->smt); in scmi_mbox_process_msg()
67 struct scmi_mbox_channel *chan = dev_get_priv(dev); in scmi_mbox_probe() local
70 chan->timeout_us = TIMEOUT_US_10MS; in scmi_mbox_probe()
72 ret = mbox_get_by_index(dev, 0, &chan->mbox); in scmi_mbox_probe()
78 ret = scmi_dt_get_smt_buffer(dev, &chan->smt); in scmi_mbox_probe()
[all …]
A Dsmccc_agent.c35 struct scmi_smccc_channel *chan = dev_get_priv(dev); in scmi_smccc_process_msg() local
39 ret = scmi_write_msg_to_smt(dev, &chan->smt, msg); in scmi_smccc_process_msg()
43 arm_smccc_smc(chan->func_id, 0, 0, 0, 0, 0, 0, 0, &res); in scmi_smccc_process_msg()
47 ret = scmi_read_resp_from_smt(dev, &chan->smt, msg); in scmi_smccc_process_msg()
49 scmi_clear_smt_channel(&chan->smt); in scmi_smccc_process_msg()
56 struct scmi_smccc_channel *chan = dev_get_priv(dev); in scmi_smccc_probe() local
65 chan->func_id = func_id; in scmi_smccc_probe()
67 ret = scmi_dt_get_smt_buffer(dev, &chan->smt); in scmi_smccc_probe()
/u-boot/include/
A Dmailbox-uclass.h37 int (*of_xlate)(struct mbox_chan *chan,
50 int (*request)(struct mbox_chan *chan);
59 int (*rfree)(struct mbox_chan *chan);
67 int (*send)(struct mbox_chan *chan, const void *data);
79 int (*recv)(struct mbox_chan *chan, void *data);
A Dmailbox.h81 int mbox_get_by_index(struct udevice *dev, int index, struct mbox_chan *chan);
100 struct mbox_chan *chan);
109 int mbox_free(struct mbox_chan *chan);
125 int mbox_send(struct mbox_chan *chan, const void *data);
145 int mbox_recv(struct mbox_chan *chan, void *data, ulong timeout_us);
/u-boot/drivers/ram/rockchip/
A Dsdram_rk3188.c38 struct chan_info chan[1]; member
539 unsigned int chan; in dram_all_config() local
544 for (chan = 0; chan < sdram_params->num_channels; chan++) { in dram_all_config()
546 &sdram_params->ch[chan]; in dram_all_config()
558 dram_cfg_rbc(&dram->chan[chan], chan, sdram_params); in dram_all_config()
573 const struct chan_info *chan = &dram->chan[channel]; in sdram_rank_bw_detect() local
634 const struct chan_info *chan = &dram->chan[channel]; in sdram_col_row_detect() local
659 writel(1, &chan->msch->ddrconf); in sdram_col_row_detect()
660 move_to_access_state(chan); in sdram_col_row_detect()
733 const struct chan_info *chan = &dram->chan[channel]; in sdram_init() local
[all …]
A Dsdram_rk3399.c70 struct chan_info chan[2]; member
1380 struct chan_info *chan = &dram->chan[channel]; in data_training() local
1810 struct chan_info *chan = &dram->chan[channel]; in lpddr4_mr_detect() local
2676 const struct chan_info *chan = &dram->chan[channel]; in dram_detect_cap() local
2689 dram_set_bw(chan, bw); in dram_detect_cap()
2694 dram_set_bw(chan, 1); in dram_detect_cap()
2960 const struct chan_info *chan = &dram->chan[channel]; in sdram_init() local
3101 priv->chan[0].pctl, priv->chan[0].pi, in rk3399_dmc_init()
3102 priv->chan[0].publ, priv->chan[0].msch, in rk3399_dmc_init()
3103 priv->chan[1].pctl, priv->chan[1].pi, in rk3399_dmc_init()
[all …]
A Dsdram_rk3288.c40 struct chan_info chan[2]; member
597 unsigned int chan; in dram_all_config() local
602 for (chan = 0; chan < sdram_params->num_channels; chan++) { in dram_all_config()
604 &sdram_params->ch[chan]; in dram_all_config()
616 dram_cfg_rbc(&dram->chan[chan], chan, sdram_params); in dram_all_config()
627 const struct chan_info *chan = &dram->chan[channel]; in sdram_rank_bw_detect() local
680 const struct chan_info *chan = &dram->chan[channel]; in sdram_col_row_detect() local
704 writel(4, &chan->msch->ddrconf); in sdram_col_row_detect()
705 move_to_access_state(chan); in sdram_col_row_detect()
810 const struct chan_info *chan = &dram->chan[channel]; in sdram_init() local
[all …]
A Dsdram_rk322x.c35 struct chan_info chan[1]; member
167 struct rk322x_ddr_pctl *pctl = chan->pctl; in memory_init()
235 struct rk322x_ddr_pctl *pctl = chan->pctl; in data_training()
533 void dram_cfg_rbc(struct chan_info *chan, in dram_cfg_rbc() argument
541 move_to_config_state(chan->pctl); in dram_cfg_rbc()
576 move_to_access_state(chan->pctl); in dram_cfg_rbc()
614 move_to_config_state(dram->chan[0].pctl); in dram_cap_detect()
617 if (data_training(&dram->chan[0]) == 0) { in dram_cap_detect()
625 if (data_training(&dram->chan[0])) { in dram_cap_detect()
637 move_to_access_state(dram->chan[0].pctl); in dram_cap_detect()
[all …]
/u-boot/arch/arm/include/asm/arch-omap3/
A Ddma.h11 int omap3_dma_conf_transfer(uint32_t chan, uint32_t *src, uint32_t *dst,
13 int omap3_dma_start_transfer(uint32_t chan);
14 int omap3_dma_wait_for_transfer(uint32_t chan);
15 int omap3_dma_conf_chan(uint32_t chan, struct dma4_chan *config);
16 int omap3_dma_get_conf_chan(uint32_t chan, struct dma4_chan *config);
/u-boot/drivers/dma/
A Dapbh_dma.c510 ret = mxs_dma_validate_chan(chan); in mxs_dma_wait_complete()
515 1 << chan, timeout)) { in mxs_dma_wait_complete()
517 mxs_dma_reset(chan); in mxs_dma_wait_complete()
526 int mxs_dma_go(int chan) in mxs_dma_go() argument
533 mxs_dma_enable_irq(chan, 1); in mxs_dma_go()
534 mxs_dma_enable(chan); in mxs_dma_go()
543 mxs_dma_ack_irq(chan); in mxs_dma_go()
544 mxs_dma_reset(chan); in mxs_dma_go()
545 mxs_dma_enable_irq(chan, 0); in mxs_dma_go()
546 mxs_dma_disable(chan); in mxs_dma_go()
[all …]
/u-boot/arch/arm/mach-bcm283x/
A Dmbox.c17 int bcm2835_mbox_call_raw(u32 chan, u32 send, u32 *recv) in bcm2835_mbox_call_raw() argument
58 val = BCM2835_MBOX_PACK(chan, send); in bcm2835_mbox_call_raw()
81 if (BCM2835_MBOX_UNPACK_CHAN(val) != chan) { in bcm2835_mbox_call_raw()
105 int bcm2835_mbox_call_prop(u32 chan, struct bcm2835_mbox_hdr *buffer) in bcm2835_mbox_call_prop() argument
121 ret = bcm2835_mbox_call_raw(chan, in bcm2835_mbox_call_prop()
/u-boot/arch/arm/include/asm/mach-imx/
A Ddma.h155 int mxs_dma_go(int chan);
157 int mxs_dma_init_channel(int chan);
158 int mxs_dma_release(int chan);
160 void mxs_dma_circ_start(int chan, struct mxs_dma_desc *pdesc);

Completed in 117 milliseconds

123