Home
last modified time | relevance | path

Searched refs:channel0_ctrl (Results 1 – 2 of 2) sorted by relevance

/u-boot/drivers/sound/
A Dtegra_ahub.c139 writel(ctrl, &priv->apbif_regs->channel0_ctrl); in tegra_ahub_apbif_enable_channel0()
/u-boot/arch/arm/include/asm/arch-tegra/
A Dtegra_ahub.h55 u32 channel0_ctrl; /* APBIF_CHANNEL0_CTRL */ member

Completed in 5 milliseconds