Searched refs:clk_div_lv0 (Results 1 – 8 of 8) sorted by relevance
| /u-boot/arch/arm/dts/ |
| A D | s5p4418-nanopi2.dts | 89 clk_div_lv0 = <16>;
|
| /u-boot/drivers/video/nexell/ |
| A D | s5pxx18_dp.c | 131 nx_dpc_set_clock_divisor(module, 0, ctrl->clk_div_lv0); in dp_control_setup()
175 ctrl->clk_src_lv0, ctrl->clk_div_lv0, ctrl->clk_inv_lv0, in dp_control_setup()
|
| A D | s5pxx18_dp_lvds.c | 114 nx_disp_top_clkgen_set_clock_divisor(clkid, 0, ctrl->clk_div_lv0); in lvds_setup()
|
| A D | s5pxx18_dp_hdmi.c | 156 ctrl->clk_div_lv0 = 1; in hdmi_get_vsync()
|
| A D | s5pxx18_dp_mipi.c | 365 ctrl->clk_div_lv0); in mipi_enable()
|
| /u-boot/arch/arm/mach-nexell/include/mach/ |
| A D | display.h | 87 int clk_div_lv0; member
|
| /u-boot/drivers/video/ |
| A D | nexell_display.c | 72 ctrl->clk_div_lv0 = ofnode_read_s32_default(node, "clk_div_lv0", 0); in nx_display_parse_dp_ctrl()
111 ctrl->clk_src_lv0, ctrl->clk_div_lv0, in nx_display_parse_dp_ctrl()
|
| /u-boot/board/friendlyarm/nanopi2/ |
| A D | board.c | 156 dp->ctrl.clk_div_lv0 = clk; in nx_display_fixup_dp()
|
Completed in 11 milliseconds