Home
last modified time | relevance | path

Searched refs:clk_sel (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/cpu/arm1136/mx35/
A Dgeneric.c257 u32 ret_val = 0, pdf, pre_pdf, clk_sel; in mxc_get_peri_clock() local
268 clk_sel = mpdr3 & (1 << 14); in mxc_get_peri_clock()
270 ret_val = ((clk_sel != 0) ? mxc_get_main_clock(CPU_CLK) : in mxc_get_peri_clock()
276 clk_sel = mpdr2 & (1 << 6); in mxc_get_peri_clock()
284 clk_sel = mpdr2 & (1 << 6); in mxc_get_peri_clock()
290 clk_sel = mpdr2 & (1 << 7); in mxc_get_peri_clock()
297 clk_sel = (pre_pdf & 0x80); in mxc_get_peri_clock()
305 clk_sel = mpdr3 & 0x40; in mxc_get_peri_clock()
311 clk_sel = mpdr3 & 0x40; in mxc_get_peri_clock()
317 clk_sel = mpdr3 & 0x40; in mxc_get_peri_clock()
[all …]
/u-boot/arch/x86/cpu/apollolake/
A Duart.c39 u32 clk_sel; in lpss_clk_update() local
41 clk_sel = clk_n_val << LPSS_CLOCK_DIV_N_SHIFT | in lpss_clk_update()
43 clk_sel |= LPSS_CNT_CLK_UPDATE | LPSS_CNT_CLOCK_EN; in lpss_clk_update()
45 writel(clk_sel, regs + LPSS_CLOCK_CTL_REG); in lpss_clk_update()
/u-boot/arch/arm/mach-imx/mx5/
A Dclock.c324 static u32 get_standard_pll_sel_clk(u32 clk_sel) in get_standard_pll_sel_clk() argument
328 switch (clk_sel & 0x3) { in get_standard_pll_sel_clk()
351 unsigned int clk_sel, freq, reg, pred, podf; in get_uart_clk() local
354 clk_sel = MXC_CCM_CSCMR1_UART_CLK_SEL_RD(reg); in get_uart_clk()
355 freq = get_standard_pll_sel_clk(clk_sel); in get_uart_clk()
370 u32 ret_val = 0, pdf, pre_pdf, clk_sel, freq; in imx_get_cspiclk() local
377 freq = get_standard_pll_sel_clk(clk_sel); in imx_get_cspiclk()
387 u32 clk_sel = 0, pred = 0, podf = 0, freq = 0; in get_esdhc_clk() local
799 s32 shift = 0, clk_sel, div = 1; in config_ddr_clk() local
810 clk_sel = MXC_CCM_CBCMR_DDR_CLK_SEL_RD(cbcmr); in config_ddr_clk()
[all …]
/u-boot/arch/arm/mach-imx/mx6/
A Dclock.c985 u32 root_freq = 0, usdhc_podf = 0, clk_sel = 0; in get_usdhc_clk() local
1003 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC1_CLK_SEL; in get_usdhc_clk()
1009 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC2_CLK_SEL; in get_usdhc_clk()
1015 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC3_CLK_SEL; in get_usdhc_clk()
1021 clk_sel = cscmr1 & MXC_CCM_CSCMR1_USDHC4_CLK_SEL; in get_usdhc_clk()
1028 if (clk_sel) in get_usdhc_clk()

Completed in 9 milliseconds