Home
last modified time | relevance | path

Searched refs:clkenb (Results 1 – 3 of 3) sorted by relevance

/u-boot/drivers/video/nexell/soc/
A Ds5pxx18_soc_disptop_clk.c83 regvalue = pregister->clkenb; in nx_disp_top_clkgen_set_clock_bclk_mode()
87 writel(regvalue, &pregister->clkenb); in nx_disp_top_clkgen_set_clock_bclk_mode()
96 mode = (pregister->clkenb & 3ul); in nx_disp_top_clkgen_get_clock_bclk_mode()
131 regvalue = pregister->clkenb; in nx_disp_top_clkgen_set_clock_pclk_mode()
135 writel(regvalue, &pregister->clkenb); in nx_disp_top_clkgen_set_clock_pclk_mode()
218 read_value = pregister->clkenb; in nx_disp_top_clkgen_set_clock_divisor_enable()
222 writel(read_value, &pregister->clkenb); in nx_disp_top_clkgen_set_clock_divisor_enable()
233 return (int)((pregister->clkenb & in nx_disp_top_clkgen_get_clock_divisor_enable()
276 read_value = pregister->clkenb; in nx_disp_top_clkgen_set_input_inv()
280 writel(read_value, &pregister->clkenb); in nx_disp_top_clkgen_set_input_inv()
[all …]
A Ds5pxx18_soc_disptop_clk.h22 u32 clkenb; member
/u-boot/arch/arm/cpu/arm926ejs/spear/
A Dspl.c30 u32 clkenb, ddrpll; in ddr_clock_init() local
32 clkenb = readl(&misc_p->periph1_clken); in ddr_clock_init()
33 clkenb &= ~PERIPH_MPMCMSK; in ddr_clock_init()
34 clkenb |= PERIPH_MPMC_WE; in ddr_clock_init()
37 writel(clkenb, &misc_p->periph1_clken); in ddr_clock_init()
38 writel(clkenb, &misc_p->periph1_clken); in ddr_clock_init()

Completed in 5 milliseconds