Home
last modified time | relevance | path

Searched refs:clrsetbits_32 (Results 1 – 12 of 12) sorted by relevance

/u-boot/arch/mips/mach-mtmips/mt7620/
A Dserial.c17 clrsetbits_32(base + SYSCTL_GPIOMODE_REG, UARTF_SHARE_MODE_M, in board_debug_uart_init()
32 clrsetbits_32(base + SYSCTL_GPIOMODE_REG, UARTF_SHARE_MODE_M, in mtmips_spl_serial_init()
A Dsysc.c104 clrsetbits_32(priv->base + SYSCTL_SYSCFG1_REG, in mt7620_sysc_ioctl()
117 clrsetbits_32(priv->base + SYSCTL_SYSCFG1_REG, in mt7620_sysc_ioctl()
130 clrsetbits_32(priv->base + SYSCTL_SYSCFG1_REG, in mt7620_sysc_ioctl()
A Dinit.c38 clrsetbits_32(sysc + SYSCTL_CPLL_CFG1_REG, CPU_CLK_AUX1, CPU_CLK_AUX0); in cpu_pll_init()
47 clrsetbits_32(sysc + SYSCTL_CPLL_CFG0_REG, PLL_MULT_RATIO_M | in cpu_pll_init()
62 clrsetbits_32(sysc + SYSCTL_CPU_SYS_CLKCFG_REG, in cpu_pll_init()
/u-boot/arch/mips/mach-mtmips/mt7628/
A Dserial.c25 clrsetbits_32(base + SYSCTL_GPIO_MODE1_REG, UART2_MODE_M, in mtmips_spl_serial_init()
29 clrsetbits_32(base + SYSCTL_GPIO_MODE1_REG, SPIS_MODE_M, in mtmips_spl_serial_init()
/u-boot/drivers/pinctrl/mtmips/
A Dpinctrl-mt7628.c459 clrsetbits_32(base + reg_lo, BIT(bit), (i & 1) << bit); in mt7628_set_drv_strength()
460 clrsetbits_32(base + reg_hi, BIT(bit), ((i >> 1) & 1) << bit); in mt7628_set_drv_strength()
500 clrsetbits_32(priv->pcbase + offs + PAD_SMT_G0_REG, in mt7628_pinconf_set()
514 clrsetbits_32(priv->pcbase + offs + PAD_SR_G0_REG, in mt7628_pinconf_set()
/u-boot/drivers/spi/
A Dbcm63xx_hsspi.c170 clrsetbits_32(priv->regs + SPI_PFL_SIG_REG(plat->cs), clr, set); in bcm63xx_hsspi_activate_cs()
188 clrsetbits_32(priv->regs + SPI_CTL_REG, clr, set); in bcm63xx_hsspi_activate_cs()
194 clrsetbits_32(priv->regs + SPI_CTL_REG, SPI_CTL_CS_POL_MASK, in bcm63xx_hsspi_deactivate_cs()
/u-boot/drivers/serial/
A Dserial_bcm6345.c124 clrsetbits_32(base + UART_CTL_REG, in bcm6345_serial_init()
151 clrsetbits_32(base + UART_FIFO_CFG_REG, in bcm6345_serial_init()
/u-boot/arch/mips/mach-mtmips/
A Dddr_init.c96 clrsetbits_32(memc + MEMCTL_PWR_SAVE_CNT_REG, SR_TAR_CNT_M, in mc_ddr_init()
217 clrsetbits_32(memc + MEMCTL_PWR_SAVE_CNT_REG, SR_TAR_CNT_M, in mc_sdr_init()
/u-boot/drivers/led/
A Dled_bcm6858.c179 clrsetbits_32(regs + LED_CTRL_REG, ~0, set_bits); in bcm6858_led_probe()
/u-boot/drivers/phy/
A Dmt76x8-usb-phy.c93 clrsetbits_32(phy->base + reg, clr, set); in phy_rmw32()
/u-boot/drivers/net/
A Dbcmgenet.c457 clrsetbits_32(priv->mac_reg + EXT_RGMII_OOB_CTRL, OOB_DISABLE, in bcmgenet_adjust_link()
/u-boot/arch/arm/include/asm/
A Dio.h220 #define clrsetbits_32(addr, clear, set) clrsetbits(32, addr, clear, set) macro

Completed in 16 milliseconds