Home
last modified time | relevance | path

Searched refs:cluster (Results 1 – 25 of 34) sorted by relevance

12

/u-boot/drivers/remoteproc/
A Dti_k3_r5f_rproc.c129 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_proc_request() local
154 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_proc_release() local
227 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_prepare() local
246 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_core_sanity_check() local
255 if (cluster->mode == CLUSTER_MODE_LOCKSTEP && !cluster->cores[1]) { in k3_r5f_core_sanity_check()
387 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_start() local
471 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_unprepare() local
493 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_stop() local
580 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_rproc_configure() local
757 struct k3_r5f_cluster *cluster = core->cluster; in k3_r5f_core_adjust_tcm_sizes() local
[all …]
/u-boot/arch/powerpc/cpu/mpc8xxx/
A Dcpu.c121 u32 cluster, type, mask = 0; in compute_ppc_cpumask() local
125 cluster = in_be32(&gur->tp_cluster[i].lower); in compute_ppc_cpumask()
127 type = init_type(cluster, j); in compute_ppc_cpumask()
145 u32 cluster, type, dsp_mask = 0; in compute_dsp_cpumask() local
149 cluster = in_be32(&gur->tp_cluster[i].lower); in compute_dsp_cpumask()
151 type = init_type(cluster, j); in compute_dsp_cpumask()
168 u32 cluster; in fsl_qoriq_dsp_core_to_cluster() local
172 cluster = in_be32(&gur->tp_cluster[i].lower); in fsl_qoriq_dsp_core_to_cluster()
174 if (init_type(cluster, j)) { in fsl_qoriq_dsp_core_to_cluster()
191 u32 cluster; in fsl_qoriq_core_to_cluster() local
[all …]
/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
A Dmp.c45 static void wake_secondary_core_n(int cluster, int core, int cluster_cores) in wake_secondary_core_n() argument
51 mpidr = ((cluster << 8) | core); in wake_secondary_core_n()
58 rst->brrl |= 1 << ((cluster * cluster_cores) + core); in wake_secondary_core_n()
75 u32 svr, ver, cluster, type; in fsl_layerscape_wake_seconday_cores() local
156 cluster = in_le32(&gur->tp_cluster[i].lower); in fsl_layerscape_wake_seconday_cores()
158 type = initiator_type(cluster, j); in fsl_layerscape_wake_seconday_cores()
165 cluster = in_le32(&gur->tp_cluster[i].lower); in fsl_layerscape_wake_seconday_cores()
167 type = initiator_type(cluster, j); in fsl_layerscape_wake_seconday_cores()
174 } while ((cluster & TP_CLUSTER_EOC) != TP_CLUSTER_EOC); in fsl_layerscape_wake_seconday_cores()
A Dfsl_lsch3_speed.c69 uint i, cluster; in get_sys_info() local
123 cluster = fsl_qoriq_core_to_cluster(cpu); in get_sys_info()
124 c_pll_sel = (in_le32(&clk_ctrl->clkcncsr[cluster].csr) >> 27) in get_sys_info()
127 cplx_pll += cc_group[cluster] - 1; in get_sys_info()
A Dcpu.h7 u32 initiator_type(u32 cluster, int init_id);
A Dcpu.c863 u32 initiator_type(u32 cluster, int init_id) in initiator_type() argument
880 u32 cluster, type, mask = 0; in cpu_pos_mask() local
887 type = initiator_type(cluster, j); in cpu_pos_mask()
892 } while ((cluster & TP_CLUSTER_EOC) == 0x0); in cpu_pos_mask()
901 u32 cluster, type, mask = 0; in cpu_mask() local
908 type = initiator_type(cluster, j); in cpu_mask()
916 } while ((cluster & TP_CLUSTER_EOC) == 0x0); in cpu_mask()
934 u32 cluster; in fsl_qoriq_core_to_cluster() local
941 if (initiator_type(cluster, j)) { in fsl_qoriq_core_to_cluster()
958 u32 cluster, type; in fsl_qoriq_core_to_type() local
[all …]
A Dfsl_lsch2_speed.c52 uint i, cluster; in get_sys_info() local
92 cluster = fsl_qoriq_core_to_cluster(cpu); in get_sys_info()
93 u32 c_pll_sel = (in_be32(&clk->clkcsr[cluster].clkcncsr) >> 27) in get_sys_info()
A DKconfig398 SoCs may have multiple clusters with each cluster may have multiple
491 int "Reference clock of core cluster"
/u-boot/arch/arm/cpu/armv8/
A DKconfig18 bool "Enable data coherency with other cores in cluster"
24 cluster, and for A57/A72, it enables receiving of instruction
148 int "Number of CPUs per cluster"
152 The number of CPUs per cluster, suppose each cluster has same number
154 A value 0 or no definition of it works for single cluster system.
155 System with multi-cluster should difine their own exact value.
/u-boot/doc/device-tree-bindings/remoteproc/
A Dti,k3-r5f-rproc.txt5 R5F processor subsystems/clusters (R5FSS). The dual core cluster can be
14 the cluster, with a pair of child DT nodes representing the individual R5F
41 - ti,cluster-mode: Configuration Mode for the Dual R5F cores within the R5F
42 cluster. Should be either a value of 1 (LockStep mode) or
132 ti,cluster-mode = <1>;
/u-boot/arch/powerpc/cpu/mpc85xx/
A Dcpu_init.c527 u32 cluster, svr = get_svr(); in enable_cluster_l2() local
538 cluster = in_be32(&gur->tp_cluster[i].lower); in enable_cluster_l2()
539 if (cluster & TP_CLUSTER_EOC) in enable_cluster_l2()
551 cluster = in_be32(&gur->tp_cluster[i].lower); in enable_cluster_l2()
555 u32 idx = (cluster >> (j*8)) & TP_CLUSTER_INIT_MASK; in enable_cluster_l2()
576 } while (!(cluster & TP_CLUSTER_EOC)); in enable_cluster_l2()
A Dspeed.c178 int cluster = fsl_qoriq_core_to_cluster(cpu); in get_sys_info() local
179 u32 c_pll_sel = (in_be32(&clk->clkcsr[cluster].clkcncsr) >> 27) in get_sys_info()
182 cplx_pll += cc_group[cluster] - 1; in get_sys_info()
/u-boot/doc/board/freescale/
A Db4860qds.rst24 cluster-each core runs up to 1.8 GHz
55 * 2048 Kbyte unified L2 cache for each SC3900 FVP cluster
56 * 2048 Kbyte unified L2 cache for the e6500 cluster
125 1. Less e6500 cores: 1 cluster with 2 e6500 cores
126 2. Less SC3900 cores/clusters: 1 cluster with 2 SC3900 cores per cluster
/u-boot/arch/arm/dts/
A Dfsl-imx8-ca53.dtsi32 CLUSTER_SLEEP: cluster-sleep {
A Darmada-ap806.dtsi268 clock-output-names = "ap-cpu-cluster-0",
269 "ap-cpu-cluster-1",
A Dvexpress-v2p-ca15_a7.dts89 CLUSTER_SLEEP_BIG: cluster-sleep-big {
97 CLUSTER_SLEEP_LITTLE: cluster-sleep-little {
A Darmada-375.dtsi399 usbcluster: usb-cluster@18400 {
400 compatible = "marvell,armada-375-usb-cluster";
A Dk3-am65-mcu.dtsi274 ti,cluster-mode = <1>;
A Dk3-j7200-mcu-wakeup.dtsi295 ti,cluster-mode = <1>;
/u-boot/arch/arm/cpu/armv7/ls102xa/
A DKconfig38 SoCs may have multiple clusters with each cluster may have multiple
A Dpsci.S96 @ Affinity level 2 - Cluster: only one cluster in LS1021xa.
/u-boot/fs/fat/
A Dfat_write.c76 static int fat_move_to_cluster(fat_itr *itr, unsigned int cluster) in fat_move_to_cluster() argument
81 itr->next_clust = cluster; in fat_move_to_cluster()
260 unsigned int cluster; in fat_find_empty_dentries() local
280 cluster = itr->clust; in fat_find_empty_dentries()
301 if (itr->clust != cluster) { in fat_find_empty_dentries()
302 ret = fat_move_to_cluster(itr, cluster); in fat_find_empty_dentries()
/u-boot/board/freescale/ls1028a/
A DREADME36 - Arranged as a single cluster of two cores sharing a single 1 MB L2
115 - Arranged as a single cluster of two cores sharing a single 1 MB L2
/u-boot/arch/arm/mach-rockchip/
A DKconfig195 into a big and little cluster with 4 cores each) Cortex-A53 including
196 AdvSIMD, 512KB L2 cache (for the big cluster) and 256 KB L2 cache
197 (for the little cluster), PowerVR G6110 based graphics, one video
/u-boot/drivers/power/
A DKconfig116 On A83T boards dcdc2 is used for VDD-CPUA(cluster 0) and should be 0.9V.
134 On A80 boards dcdc3 is used for VDD-CPUA(cluster 0) and should be 0.9V.
135 On A83T boards dcdc3 is used for VDD-CPUB(cluster 1) and should be 0.9V.

Completed in 25 milliseconds

12