Home
last modified time | relevance | path

Searched refs:control_ddr3ch1_0 (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-omap2/omap5/
A Dprcm-regs.c326 .control_ddr3ch1_0 = 0x4A002E30,
418 .control_ddr3ch1_0 = 0x4A002E30,
A Dhwinit.c79 writel(ioregs->ctrl_ddr3ch, (*ctrl)->control_ddr3ch1_0); in io_settings_ddr3()
/u-boot/arch/arm/include/asm/
A Domap_common.h417 u32 control_ddr3ch1_0; member

Completed in 11 milliseconds