| /u-boot/arch/arm/mach-tegra/ |
| A D | cpu.c | 57 { .n = 1000, .m = 13, .p = 0, .cpcon = 12 }, /* OSC: 13.0 MHz */
58 { .n = 625, .m = 12, .p = 0, .cpcon = 8 }, /* OSC: 19.2 MHz */
59 { .n = 1000, .m = 12, .p = 0, .cpcon = 12 }, /* OSC: 12.0 MHz */
75 { .n = 923, .m = 10, .p = 0, .cpcon = 12 }, /* OSC: 13.0 MHz */
93 { .n = 600, .m = 13, .p = 0, .cpcon = 8 }, /* OSC: 13.0 MHz */
94 { .n = 500, .m = 16, .p = 0, .cpcon = 8 }, /* OSC: 19.2 MHz */
95 { .n = 600, .m = 12, .p = 0, .cpcon = 8 }, /* OSC: 12.0 MHz */
96 { .n = 600, .m = 26, .p = 0, .cpcon = 8 }, /* OSC: 26.0 MHz */
173 u32 divp, u32 cpcon) in pllx_set_rate() argument
195 reg = (cpcon << pllinfo->kcp_shift); in pllx_set_rate()
[all …]
|
| A D | cpu.h | 63 u8 cpcon; member
|
| A D | clock.c | 93 u32 *divp, u32 *cpcon, u32 *lfcon) in clock_ll_read_pll() argument
110 *cpcon = (data >> pllinfo->kcp_shift) & pllinfo->kcp_mask; in clock_ll_read_pll()
117 u32 divp, u32 cpcon, u32 lfcon) in clock_start_pll() argument
146 misc_data |= cpcon << pllinfo->kcp_shift; in clock_start_pll()
592 int clock_set_rate(enum clock_id clkid, u32 n, u32 m, u32 p, u32 cpcon) in clock_set_rate() argument
632 misc_reg |= cpcon << pllinfo->kcp_shift; in clock_set_rate()
|
| /u-boot/arch/arm/include/asm/arch-tegra/ |
| A D | clock.h | 64 u32 divp, u32 cpcon, u32 lfcon);
91 u32 *divp, u32 *cpcon, u32 *lfcon);
373 int clock_set_rate(enum clock_id clkid, u32 n, u32 m, u32 p, u32 cpcon);
|
| A D | warmboot.h | 90 u32 cpcon:4; member
|
| /u-boot/arch/arm/mach-tegra/tegra20/ |
| A D | warmboot.c | 154 u32 divm, divn, divp, cpcon, lfcon; in warmboot_save_sdram_params() local
157 &cpcon, &lfcon)) in warmboot_save_sdram_params()
162 scratch2.pllm_misc_cpcon = cpcon; in warmboot_save_sdram_params()
|
| A D | warmboot_avp.c | 185 pllx_misc.cpcon = scratch3.pllx_misc_cpcon; in wb_start()
|
| /u-boot/arch/arm/mach-tegra/tegra124/ |
| A D | clock.c | 966 unsigned int m = 1, n = 200, cpcon = 13; in tegra_plle_enable() local
1000 value |= PLLE_BASE_PLDIV_CML(cpcon); in tegra_plle_enable()
1069 u32 divm, divn, divp, cpcon; in clock_set_display_rate() local
1115 cpcon = 2; in clock_set_display_rate()
1117 cpcon = 3; in clock_set_display_rate()
1119 cpcon = 8; in clock_set_display_rate()
1121 cpcon = 12; in clock_set_display_rate()
1130 __func__, rounded_rate, ref, best_m, best_n, best_p, cpcon); in clock_set_display_rate()
1135 clock_set_rate(CLOCK_ID_DISPLAY, best_n, best_m, best_p, cpcon); in clock_set_display_rate()
|
| /u-boot/arch/arm/mach-tegra/tegra30/ |
| A D | clock.c | 710 unsigned int cpcon = 11, p = 18, n = 150, m = 1, timeout = 1000; in tegra_plle_enable() local
740 value |= PLLE_BASE_PLDIV_CML(cpcon); in tegra_plle_enable()
|