Home
last modified time | relevance | path

Searched refs:ctrl_ddr3ch (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-omap2/omap5/
A Dhw_data.c672 .ctrl_ddr3ch = DDR_IO_I_40OHM_SR_SLOWEST_WD_DQ_NO_PULL_DQS_NO_PULL,
683 .ctrl_ddr3ch = DDR_IO_I_40OHM_SR_SLOWEST_WD_DQ_NO_PULL_DQS_NO_PULL_ES2,
694 .ctrl_ddr3ch = 0x80808080,
706 .ctrl_ddr3ch = 0x60606080,
718 .ctrl_ddr3ch = 0x60606060,
A Dhwinit.c79 writel(ioregs->ctrl_ddr3ch, (*ctrl)->control_ddr3ch1_0); in io_settings_ddr3()
83 writel(ioregs->ctrl_ddr3ch, (*ctrl)->control_ddr3ch2_0); in io_settings_ddr3()
/u-boot/arch/arm/include/asm/arch-omap5/
A Domap.h247 u32 ctrl_ddr3ch; member

Completed in 7 milliseconds