Home
last modified time | relevance | path

Searched refs:ctrl_ddrio_2 (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-omap2/omap5/
A Dhw_data.c666 .ctrl_ddrio_2 = DDR_IO_2_CA_OUT_EN_ALL_CA_INT_EN_ALL,
675 .ctrl_ddrio_2 = DDR_IO_2_VREF_CELLS_DDR3_VALUE,
686 .ctrl_ddrio_2 = DDR_IO_2_VREF_CELLS_DDR3_VALUE_ES2,
697 .ctrl_ddrio_2 = 0x84210000,
709 .ctrl_ddrio_2 = 0x84210000,
721 .ctrl_ddrio_2 = 0x00000000,
A Dhwinit.c69 writel(ioregs->ctrl_ddrio_2, (*ctrl)->control_ddrio_2); in io_settings_lpddr2()
91 writel(ioregs->ctrl_ddrio_2, (*ctrl)->control_ddrio_2); in io_settings_ddr3()
/u-boot/arch/arm/include/asm/arch-omap5/
A Domap.h250 u32 ctrl_ddrio_2; member

Completed in 6 milliseconds