Home
last modified time | relevance | path

Searched refs:ctrl_reg (Results 1 – 14 of 14) sorted by relevance

/u-boot/drivers/mmc/
A Dmvebu_mmc.c42 u32 ctrl_reg; in mvebu_mmc_setup_data() local
49 ctrl_reg = mvebu_mmc_read(SDIO_HOST_CTRL); in mvebu_mmc_setup_data()
51 mvebu_mmc_write(SDIO_HOST_CTRL, ctrl_reg); in mvebu_mmc_setup_data()
283 u32 ctrl_reg = 0; in mvebu_mmc_set_bus() local
285 ctrl_reg = mvebu_mmc_read(SDIO_HOST_CTRL); in mvebu_mmc_set_bus()
294 ctrl_reg |= SDIO_HOST_CTRL_DATA_WIDTH_1_BIT; in mvebu_mmc_set_bus()
298 ctrl_reg |= SDIO_HOST_CTRL_BIG_ENDIAN; in mvebu_mmc_set_bus()
299 ctrl_reg &= ~SDIO_HOST_CTRL_LSB_FIRST; in mvebu_mmc_set_bus()
303 ctrl_reg |= SDIO_HOST_CTRL_TMOUT_EN; in mvebu_mmc_set_bus()
305 ctrl_reg |= SDIO_HOST_CTRL_PUSH_PULL_EN; in mvebu_mmc_set_bus()
[all …]
/u-boot/drivers/power/regulator/
A Das3722_regulator.c74 u8 ctrl_reg = AS3722_LDO_CONTROL0; in ldo_set_enable() local
79 ctrl_reg = AS3722_LDO_CONTROL1; in ldo_set_enable()
83 ret = pmic_clrsetbits(pmic, ctrl_reg, !enable << ldo, enable << ldo); in ldo_set_enable()
96 u8 ctrl_reg = AS3722_LDO_CONTROL0; in ldo_get_enable() local
101 ctrl_reg = AS3722_LDO_CONTROL1; in ldo_get_enable()
105 ret = pmic_reg_read(pmic, ctrl_reg); in ldo_get_enable()
A Dpalmas_regulator.c57 adr = uc_pdata->ctrl_reg; in palmas_smps_enable()
181 adr = p->ctrl_reg; in palmas_ldo_bypass_enable()
202 adr = uc_pdata->ctrl_reg; in palmas_ldo_enable()
307 uc_pdata->ctrl_reg = palmas_ldo_ctrl[type][idx]; in palmas_ldo_probe()
312 uc_pdata->ctrl_reg = palmas_ldo_ctrl[type][9]; in palmas_ldo_probe()
315 uc_pdata->ctrl_reg = palmas_ldo_ctrl[type][10]; in palmas_ldo_probe()
376 uc_pdata->ctrl_reg = palmas_smps_ctrl[type][0]; in palmas_smps_probe()
380 uc_pdata->ctrl_reg = palmas_smps_ctrl[type][1]; in palmas_smps_probe()
384 uc_pdata->ctrl_reg = palmas_smps_ctrl[type][2]; in palmas_smps_probe()
393 uc_pdata->ctrl_reg = palmas_smps_ctrl[type][idx]; in palmas_smps_probe()
[all …]
A Dtps65941_regulator.c36 adr = uc_pdata->ctrl_reg; in tps65941_buck_enable()
156 slew = pmic_reg_read(dev->parent, uc_pdata->ctrl_reg + 1); in tps65941_buck_val()
188 adr = uc_pdata->ctrl_reg; in tps65941_ldo_enable()
281 uc_pdata->ctrl_reg = tps65941_ldo_ctrl[idx - 1]; in tps65941_ldo_probe()
309 uc_pdata->ctrl_reg = tps65941_buck_ctrl[idx - 1]; in tps65941_buck_probe()
A Dlp873x_regulator.c30 adr = uc_pdata->ctrl_reg; in lp873x_buck_enable()
132 adr = uc_pdata->ctrl_reg; in lp873x_ldo_enable()
233 uc_pdata->ctrl_reg = lp873x_ldo_ctrl[idx]; in lp873x_ldo_probe()
287 uc_pdata->ctrl_reg = lp873x_buck_ctrl[idx]; in lp873x_buck_probe()
A Dlp87565_regulator.c29 adr = uc_pdata->ctrl_reg; in lp87565_buck_enable()
144 uc_pdata->ctrl_reg = lp87565_buck_ctrl1[idx]; in lp87565_buck_probe()
/u-boot/drivers/pinctrl/aspeed/
A Dpinctrl_ast2500.c86 u32 *ctrl_reg; in ast2500_pinctrl_group_set() local
94 ctrl_reg = &priv->scu->pinmux_ctrl1[config->reg_num - 7]; in ast2500_pinctrl_group_set()
96 ctrl_reg = &priv->scu->pinmux_ctrl[config->reg_num - 1]; in ast2500_pinctrl_group_set()
99 setbits_le32(ctrl_reg, config->ctrl_bit_mask); in ast2500_pinctrl_group_set()
/u-boot/drivers/spi/
A Dmxc_spi.c128 u32 ctrl_reg; member
196 unsigned int ctrl_reg; in spi_cfg_mxc() local
210 ctrl_reg = MXC_CSPICTRL_CHIPSELECT(cs) | in spi_cfg_mxc()
220 ctrl_reg |= MXC_CSPICTRL_PHA; in spi_cfg_mxc()
222 ctrl_reg |= MXC_CSPICTRL_POL; in spi_cfg_mxc()
224 ctrl_reg |= MXC_CSPICTRL_SSPOL; in spi_cfg_mxc()
225 mxcs->ctrl_reg = ctrl_reg; in spi_cfg_mxc()
309 mxcs->ctrl_reg = reg_ctrl; in spi_cfg_mxc()
332 mxcs->ctrl_reg = (mxcs->ctrl_reg & in spi_xchg_single()
336 reg_write(&regs->ctrl, mxcs->ctrl_reg | MXC_CSPICTRL_EN); in spi_xchg_single()
[all …]
/u-boot/board/toradex/apalis-tk1/
A Dapalis-tk1.c133 u8 ctrl_reg = AS3722_LDO_CONTROL0; in as3722_ldo_enable() local
139 ctrl_reg = AS3722_LDO_CONTROL1; in as3722_ldo_enable()
143 err = pmic_clrsetbits(pmic, ctrl_reg, 0, 1 << ldo); in as3722_ldo_enable()
/u-boot/arch/arm/mach-sunxi/
A Dp2wi.c44 int p2wi_change_to_p2wi_mode(u8 slave_addr, u8 ctrl_reg, u8 init_data) in p2wi_change_to_p2wi_mode() argument
50 P2WI_PM_CTRL_ADDR(ctrl_reg) | in p2wi_change_to_p2wi_mode()
/u-boot/drivers/net/
A Dxilinx_emaclite.c199 u32 ctrl_reg = __raw_readl(&regs->mdioctrl); in phyread() local
203 __raw_writel(ctrl_reg | XEL_MDIOCTRL_MDIOSTS_MASK, &regs->mdioctrl); in phyread()
227 u32 ctrl_reg = __raw_readl(&regs->mdioctrl); in phywrite() local
232 __raw_writel(ctrl_reg | XEL_MDIOCTRL_MDIOSTS_MASK, &regs->mdioctrl); in phywrite()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Dp2wi.h135 int p2wi_change_to_p2wi_mode(u8 slave_addr, u8 ctrl_reg, u8 init_data);
/u-boot/include/power/
A Dregulator.h181 u8 ctrl_reg; member
/u-boot/arch/arm/mach-omap2/
A Demif-common.c356 u32 rgn, rgn_start, size, ctrl_reg; in dra7_enable_ecc() local
384 ctrl_reg = (regs->emif_ecc_ctrl_reg & in dra7_enable_ecc()
387 writel(ctrl_reg, &emif->emif_ecc_ctrl_reg); in dra7_enable_ecc()

Completed in 21 milliseconds