Searched refs:d1ccipr (Results 1 – 1 of 1) sorted by relevance

/u-boot/drivers/clk/
A D	clk_stm32h7.c	144 u32 d1ccipr; /* 0x4c Domain 1 Kernel Clock Configuration Register */ member 368 writel(0x0, &regs->d1ccipr); in configure_clocks() 427 clrsetbits_le32(&regs->d1ccipr, RCC_D1CCIPR_FMCSRC_MASK, in configure_clocks()

Completed in 4 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023