Searched refs:datawrsratio0 (Results 1 – 20 of 20) sorted by relevance
| /u-boot/arch/arm/mach-omap2/am33xx/ |
| A D | ti816x_emif4.c | 107 writel(data->datawrsratio0, (DDRPHY_CONFIG_BASE + 0x120)); in ddr3_sw_levelling()
108 writel(data->datawrsratio0, (DDRPHY_CONFIG_BASE + 0x1C4)); in ddr3_sw_levelling()
109 writel(data->datawrsratio0, (DDRPHY_CONFIG_BASE + 0x268)); in ddr3_sw_levelling()
110 writel(data->datawrsratio0, (DDRPHY_CONFIG_BASE + 0x30C)); in ddr3_sw_levelling()
|
| A D | chilisom.c | 71 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| A D | ddr.c | 396 writel(data->datawrsratio0, in config_ddr_data()
|
| /u-boot/board/phytec/phycore_am335x_r2/ |
| A D | board.c | 91 .datawrsratio0 = 0x73,
109 .datawrsratio0 = 0x72,
127 .datawrsratio0 = 0x82,
|
| /u-boot/board/isee/igep003x/ |
| A D | board.c | 77 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
84 .datawrsratio0 = K4B2G1646EBIH9_PHY_WR_DATA,
|
| /u-boot/board/compulab/cm_t335/ |
| A D | spl.c | 37 .datawrsratio0 = MT41J128MJT125_PHY_WR_DATA,
|
| /u-boot/board/ti/am335x/ |
| A D | board.c | 103 .datawrsratio0 = MT47H128M16RT25E_PHY_WR_DATA,
137 .datawrsratio0 = MT41J128MJT125_PHY_WR_DATA,
144 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
151 .datawrsratio0 = MT41J512M8RH125_PHY_WR_DATA,
158 .datawrsratio0 = MT41J128MJT125_PHY_WR_DATA_400MHz,
|
| /u-boot/board/BuR/brsmarc1/ |
| A D | board.c | 41 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| /u-boot/board/ti/ti816x/ |
| A D | evm.c | 121 .datawrsratio0 = (((WR_DQS+0x40)<<10) | ((WR_DQS+0x40)<<0)),
|
| /u-boot/board/BuR/brppt1/ |
| A D | board.c | 47 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| /u-boot/board/BuR/brxre1/ |
| A D | board.c | 48 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| /u-boot/board/bosch/guardian/ |
| A D | board.c | 50 .datawrsratio0 = MT41K128M16JT125K_PHY_WR_DATA,
|
| /u-boot/board/eets/pdu001/ |
| A D | board.c | 169 .datawrsratio0 = MT47H128M16RT25E_PHY_WR_DATA,
|
| /u-boot/arch/arm/include/asm/arch-am33xx/ |
| A D | ddr_defs.h | 321 unsigned long datawrsratio0; member
|
| /u-boot/board/tcl/sl50/ |
| A D | board.c | 49 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| /u-boot/board/bosch/shc/ |
| A D | board.c | 406 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
| /u-boot/board/siemens/draco/ |
| A D | board.c | 234 draco_ddr3_data.datawrsratio0 = settings.ddr3.dt0wrsratio0; in board_init_ddr()
|
| /u-boot/board/siemens/pxm2/ |
| A D | board.c | 62 .datawrsratio0 = 0x4010040, in board_init_ddr()
|
| /u-boot/board/siemens/rut/ |
| A D | board.c | 67 .datawrsratio0 = 0xc1, in board_init_ddr()
|
| /u-boot/board/vscom/baltos/ |
| A D | board.c | 134 .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
|
Completed in 19 milliseconds