Searched refs:ddr_fsp1_cfg (Results 1 – 12 of 12) sorted by relevance
/u-boot/board/google/imx8mq_phanbell/ |
A D | lpddr4_timing_1g.c | 1031 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1706 .fsp_cfg = ddr_fsp1_cfg, 1707 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/technexion/pico-imx8mq/ |
A D | lpddr4_timing_1gb.c | 1033 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1708 .fsp_cfg = ddr_fsp1_cfg, 1709 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
A D | lpddr4_timing_2gb.c | 1033 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1708 .fsp_cfg = ddr_fsp1_cfg, 1709 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
A D | lpddr4_timing_3gb.c | 1033 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1708 .fsp_cfg = ddr_fsp1_cfg, 1709 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
A D | lpddr4_timing_4gb.c | 1033 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1708 .fsp_cfg = ddr_fsp1_cfg, 1709 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/beacon/imx8mn/ |
A D | lpddr4_2g_timing.c | 716 struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1408 .fsp_cfg = ddr_fsp1_cfg, 1409 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
A D | lpddr4_timing.c | 713 struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1401 .fsp_cfg = ddr_fsp1_cfg, 1402 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/phytec/phycore_imx8mm/ |
A D | lpddr4_timing.c | 1087 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1814 .fsp_cfg = ddr_fsp1_cfg, 1815 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/phytec/phycore_imx8mp/ |
A D | lpddr4_timing.c | 1092 static struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1817 .fsp_cfg = ddr_fsp1_cfg, 1818 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/freescale/imx8mn_evk/ |
A D | ddr4_timing.c | 838 struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1181 .fsp_cfg = ddr_fsp1_cfg, 1182 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/freescale/imx8mp_evk/ |
A D | lpddr4_timing.c | 1091 struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1816 .fsp_cfg = ddr_fsp1_cfg, 1817 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
/u-boot/board/toradex/verdin-imx8mm/ |
A D | lpddr4_timing.c | 1091 struct dram_cfg_param ddr_fsp1_cfg[] = { variable 1818 .fsp_cfg = ddr_fsp1_cfg, 1819 .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
|
Completed in 16 milliseconds