Home
last modified time | relevance | path

Searched refs:ddr_regs (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/mips/mach-ath79/ar934x/
A Dddr.c42 void __iomem *ddr_regs; in ar934x_ddr_init() local
89 writel(0x13b, ddr_regs + 0x118); in ar934x_ddr_init()
101 writel(0x8, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
107 writel(0x1, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
114 writel(0x2, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
119 writel(0x402, ddr_regs + AR71XX_DDR_REG_EMR); in ar934x_ddr_init()
123 writel(0x2, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
126 writel(0x8, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
132 writel(0x1, ddr_regs + AR71XX_DDR_REG_CONTROL); in ar934x_ddr_init()
144 ddr_regs + AR934X_DDR_REG_TAP_CTRL2); in ar934x_ddr_init()
[all …]
/u-boot/arch/mips/mach-ath79/qca956x/
A Dddr.c207 writel(0x10, ddr_regs + AR71XX_DDR_REG_CONTROL); in qca956x_ddr_init()
210 writel(0x20, ddr_regs + AR71XX_DDR_REG_CONTROL); in qca956x_ddr_init()
216 writel(cycle_val, ddr_regs + AR71XX_DDR_REG_RD_CYCLE); in qca956x_ddr_init()
219 writel(0x74444444, ddr_regs + QCA956X_DDR_REG_BURST); in qca956x_ddr_init()
231 writel(ddr_config, ddr_regs + AR71XX_DDR_REG_CONFIG); in qca956x_ddr_init()
249 writel(0, ddr_regs + QCA956X_DDR_REG_DDR2_EMR2); in qca956x_ddr_init()
253 writel(0, ddr_regs + QCA956X_DDR_REG_DDR2_EMR3); in qca956x_ddr_init()
264 writel(mod_val_init, ddr_regs + AR71XX_DDR_REG_MODE); in qca956x_ddr_init()
280 writel(mod_val, ddr_regs + AR71XX_DDR_REG_MODE); in qca956x_ddr_init()
301 writel(tap_val, ddr_regs + AR71XX_DDR_REG_TAP_CTRL0); in qca956x_ddr_init()
[all …]
/u-boot/arch/arm/cpu/arm926ejs/armada100/
A Ddram.c41 struct armd1ddr_registers *ddr_regs = in armd1_sdram_base() local
44 u32 CS_valid = 0x01 & readl(&ddr_regs->mmap[chip_sel].cs); in armd1_sdram_base()
49 result = readl(&ddr_regs->mmap[chip_sel].cs) & 0xFF800000; in armd1_sdram_base()
58 struct armd1ddr_registers *ddr_regs = in armd1_sdram_size() local
61 u32 CS_valid = 0x01 & readl(&ddr_regs->mmap[chip_sel].cs); in armd1_sdram_size()
66 result = readl(&ddr_regs->mmap[chip_sel].cs); in armd1_sdram_size()
/u-boot/arch/arm/include/asm/arch-am33xx/
A Dddr_defs.h252 struct ddr_regs { struct

Completed in 9 milliseconds