Home
last modified time | relevance | path

Searched refs:ddr_sdram_cfg (Results 1 – 15 of 15) sorted by relevance

/u-boot/board/freescale/corenet_ds/
A Dp4080ds_ddr.c91 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
123 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
155 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
187 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
219 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
251 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
283 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
315 .ddr_sdram_cfg = CONFIG_SYS_DDR_SDRAM_CFG,
/u-boot/board/freescale/p1010rdb/
A Dddr.c30 .ddr_sdram_cfg = CONFIG_SYS_DDR_CONTROL,
57 .ddr_sdram_cfg = CONFIG_SYS_DDR_CONTROL,
135 ddr_cfg_regs.ddr_sdram_cfg &= ~SDRAM_CFG_DBW_MASK; in fixed_sdram()
136 ddr_cfg_regs.ddr_sdram_cfg |= SDRAM_CFG_16_BE; in fixed_sdram()
/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen2.c40 if ((regs->ddr_sdram_cfg & SDRAM_CFG_SDRAM_TYPE_MASK) == in fsl_ddr_set_memctl_regs()
88 out_be32(&ddr->sdram_cfg, regs->ddr_sdram_cfg); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c249 if (regs->ddr_sdram_cfg & SDRAM_CFG_RD_EN) { /* for RDIMM */ in fsl_ddr_set_memctl_regs()
326 temp32 = regs->ddr_sdram_cfg; in fsl_ddr_set_memctl_regs()
428 if (regs->ddr_sdram_cfg & SDRAM_CFG_RD_EN) { in fsl_ddr_set_memctl_regs()
454 if (IS_ACC_ECC_EN(regs->ddr_sdram_cfg) || in fsl_ddr_set_memctl_regs()
502 3 - ((regs->ddr_sdram_cfg >> 19) & 0x3) - in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen1.c62 out_be32(&ddr->sdram_cfg, regs->ddr_sdram_cfg); in fsl_ddr_set_memctl_regs()
A Dmpc86xx_ddr.c76 out_be32(&ddr->sdram_cfg, regs->ddr_sdram_cfg); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c172 temp_sdram_cfg = regs->ddr_sdram_cfg; in fsl_ddr_set_memctl_regs()
210 3 - ((regs->ddr_sdram_cfg >> 19) & 0x3) - in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c208 temp_sdram_cfg = regs->ddr_sdram_cfg; in fsl_ddr_set_memctl_regs()
356 if (IS_ACC_ECC_EN(regs->ddr_sdram_cfg) || in fsl_ddr_set_memctl_regs()
460 3 - ((regs->ddr_sdram_cfg >> 19) & 0x3) - in fsl_ddr_set_memctl_regs()
A Dctrl_regs.c850 ddr->ddr_sdram_cfg = (0 in set_ddr_sdram_cfg()
870 debug("FSLDDR: ddr_sdram_cfg = 0x%08x\n", ddr->ddr_sdram_cfg); in set_ddr_sdram_cfg()
2124 unsigned int acc_ecc_en = (ddr->ddr_sdram_cfg >> 2) & 0x1; in set_ddr_dq_mapping()
2338 if (ddr->ddr_sdram_cfg & 0x10000000 in check_fsl_memctl_config_regs()
2339 && ddr->ddr_sdram_cfg & 0x00008000) { in check_fsl_memctl_config_regs()
A Dinteractive.c636 CFG_REGS(ddr_sdram_cfg), in print_fsl_memctl_config_regs()
727 CFG_REGS(ddr_sdram_cfg), in fsl_ddr_regs_edit()
/u-boot/board/kontron/sl28/
A Dddr.c31 .ddr_sdram_cfg = 0xe70c000c,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h63 .ddr_sdram_cfg = 0xC50C0008,
/u-boot/board/Arcturus/ucp1020/
A Dddr.c95 .ddr_sdram_cfg = CONFIG_SYS_DDR_CONTROL, in fixed_sdram()
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dddr.c224 .ddr_sdram_cfg = CONFIG_SYS_DDR_CONTROL, in fixed_sdram()
/u-boot/include/
A Dfsl_ddr_sdram.h252 unsigned int ddr_sdram_cfg; member

Completed in 20 milliseconds