Home
last modified time | relevance | path

Searched refs:ddr_sdram_cfg_3 (Results 1 – 6 of 6) sorted by relevance

/u-boot/board/freescale/ls1043ardb/
A Dddr.h65 .ddr_sdram_cfg_3 = 0,
/u-boot/drivers/ddr/fsl/
A Dfsl_ddr_gen4.c182 ddr_out32(&ddr->sdram_cfg_3, regs->ddr_sdram_cfg_3); in fsl_ddr_set_memctl_regs()
455 IS_DBI(regs->ddr_sdram_cfg_3)) { in fsl_ddr_set_memctl_regs()
501 ((regs->ddr_sdram_cfg_3 >> 4) & 0x3) + in fsl_ddr_set_memctl_regs()
A Dctrl_regs.c2173 ddr->ddr_sdram_cfg_3 = (rd_pre & 0x1) << 16; in set_ddr_sdram_cfg_3()
2175 ddr->ddr_sdram_cfg_3 |= popts->registered_dimm_en ? 1 : 0; in set_ddr_sdram_cfg_3()
2182 ddr->ddr_sdram_cfg_3 |= ((popts->package_3ds + 1) >> 1) in set_ddr_sdram_cfg_3()
2187 debug("FSLDDR: ddr_sdram_cfg_3 = 0x%08x\n", ddr->ddr_sdram_cfg_3); in set_ddr_sdram_cfg_3()
A Dmpc85xx_ddr_gen3.c357 IS_DBI(regs->ddr_sdram_cfg_3)) { in fsl_ddr_set_memctl_regs()
A Dinteractive.c638 CFG_REGS(ddr_sdram_cfg_3), in print_fsl_memctl_config_regs()
729 CFG_REGS(ddr_sdram_cfg_3), in fsl_ddr_regs_edit()
/u-boot/include/
A Dfsl_ddr_sdram.h254 unsigned int ddr_sdram_cfg_3; member

Completed in 14 milliseconds