Home
last modified time | relevance | path

Searched refs:ddr_wrlvl_cntl (Results 1 – 16 of 16) sorted by relevance

/u-boot/board/freescale/corenet_ds/
A Dp4080ds_ddr.c104 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
136 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
168 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
200 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
232 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
264 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
296 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
328 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL,
/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen3.c144 out_be32(&ddr->ddr_wrlvl_cntl, regs->ddr_wrlvl_cntl); in fsl_ddr_set_memctl_regs()
217 out_be32(&ddr->ddr_wrlvl_cntl, regs->ddr_wrlvl_cntl & 0x7fffffff); in fsl_ddr_set_memctl_regs()
342 out_be32(&ddr->ddr_wrlvl_cntl, regs->ddr_wrlvl_cntl); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c112 ddr_out32(&ddr->ddr_wrlvl_cntl, regs->ddr_wrlvl_cntl); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c207 ddr_out32(&ddr->ddr_wrlvl_cntl, regs->ddr_wrlvl_cntl); in fsl_ddr_set_memctl_regs()
A Dctrl_regs.c2285 ddr->ddr_wrlvl_cntl = (0 in set_ddr_wrlvl_cntl()
2294 debug("FSLDDR: wrlvl_cntl = 0x%08x\n", ddr->ddr_wrlvl_cntl); in set_ddr_wrlvl_cntl()
A Dinteractive.c671 CFG_REGS(ddr_wrlvl_cntl), in print_fsl_memctl_config_regs()
762 CFG_REGS(ddr_wrlvl_cntl), in fsl_ddr_regs_edit()
/u-boot/board/kontron/sl28/
A Dddr.c51 .ddr_wrlvl_cntl = 0x8675f606,
/u-boot/board/freescale/p1010rdb/
A Dddr.c43 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CONTROL_800,
70 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CONTROL_667,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h94 .ddr_wrlvl_cntl = 0x8675F607,
/u-boot/board/Arcturus/ucp1020/
A Dddr.c108 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CONTROL, in fixed_sdram()
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c76 out_be32(&ddr->ddr_wrlvl_cntl, DDR_DDR_WRLVL_CNTL); in ddrmc_init()
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c68 out_be32(&ddr->ddr_wrlvl_cntl, DDR_DDR_WRLVL_CNTL); in ddrmc_init()
/u-boot/include/
A Dfsl_immap.h55 u32 ddr_wrlvl_cntl; /* write leveling control*/ member
A Dfsl_ddr_sdram.h284 unsigned int ddr_wrlvl_cntl; member
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dddr.c237 .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CONTROL, in fixed_sdram()
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c184 out_be32(&ddr->ddr_wrlvl_cntl, DDR_DDR_WRLVL_CNTL); in ddrmc_init()

Completed in 31 milliseconds