Home
last modified time | relevance | path

Searched refs:ddr_wrlvl_cntl_3 (Results 1 – 12 of 12) sorted by relevance

/u-boot/drivers/ddr/fsl/
A Darm_ddr_gen3.c121 if (regs->ddr_wrlvl_cntl_3) in fsl_ddr_set_memctl_regs()
122 ddr_out32(&ddr->ddr_wrlvl_cntl_3, regs->ddr_wrlvl_cntl_3); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c153 if (regs->ddr_wrlvl_cntl_3) in fsl_ddr_set_memctl_regs()
154 out_be32(&ddr->ddr_wrlvl_cntl_3, regs->ddr_wrlvl_cntl_3); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c216 if (regs->ddr_wrlvl_cntl_3) in fsl_ddr_set_memctl_regs()
217 ddr_out32(&ddr->ddr_wrlvl_cntl_3, regs->ddr_wrlvl_cntl_3); in fsl_ddr_set_memctl_regs()
A Dctrl_regs.c2297 ddr->ddr_wrlvl_cntl_3 = popts->wrlvl_ctl_3; in set_ddr_wrlvl_cntl()
2298 debug("FSLDDR: wrlvl_cntl_3 = 0x%08x\n", ddr->ddr_wrlvl_cntl_3); in set_ddr_wrlvl_cntl()
A Dinteractive.c673 CFG_REGS(ddr_wrlvl_cntl_3), in print_fsl_memctl_config_regs()
764 CFG_REGS(ddr_wrlvl_cntl_3), in fsl_ddr_regs_edit()
/u-boot/board/kontron/sl28/
A Dddr.c53 .ddr_wrlvl_cntl_3 = 0x00000009,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h96 .ddr_wrlvl_cntl_3 = 0,
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c79 out_be32(&ddr->ddr_wrlvl_cntl_3, DDR_DDR_WRLVL_CNTL_3); in ddrmc_init()
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c71 out_be32(&ddr->ddr_wrlvl_cntl_3, DDR_DDR_WRLVL_CNTL_3); in ddrmc_init()
/u-boot/include/
A Dfsl_immap.h62 u32 ddr_wrlvl_cntl_3; /* write leveling control 3 */ member
A Dfsl_ddr_sdram.h286 unsigned int ddr_wrlvl_cntl_3; member
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c187 out_be32(&ddr->ddr_wrlvl_cntl_3, DDR_DDR_WRLVL_CNTL_3); in ddrmc_init()

Completed in 19 milliseconds